

# Curriculum Vitae de Antonio González

Web personal: <http://people.ac.upc.edu/antonio>

Google Scholar: [http://scholar.google.com/citations?user=DRP\\_OcMAAAAJ](http://scholar.google.com/citations?user=DRP_OcMAAAAJ)

## Índice

<b>1. RESUMEN .....</b>	<b>2</b>
<b>2. INFORMACIÓN PERSONAL .....</b>	<b>3</b>
<b>3. FORMACIÓN .....</b>	<b>3</b>
<b>4. EXPERICIA PROFESIONAL .....</b>	<b>3</b>
<b>5. PUBLICACIONES .....</b>	<b>4</b>
5.1. REVISTAS .....	4
5.2. ACTAS DE SIMPOSIOS CON REVISIÓN .....	12
5.3. PRESENTACIONES EN SIMPOSIOS CON REVISION SIN ACTAS .....	31
5.4. LIBROS Y CAPÍTULOS DE LIBROS .....	33
<b>6. CONFERENCIAS MAGISTRALES E INVITADAS .....</b>	<b>34</b>
<b>7. CONFERENCIAS INVITADAS EN LA INDUSTRIA Y EL MUNDO ACADÉMICO .....</b>	<b>37</b>
<b>8. DIRECTOR DE TESIS DOCTORALES .....</b>	<b>40</b>
<b>9. PARTICIPACIÓN EN PROYECTOS DE I+D .....</b>	<b>44</b>
9.1. INVESTIGADOR PRINCIPAL .....	44
9.2. MIEMBRO DEL CONSEJO CIENTÍFICO ASESOR .....	45
9.3. INVESTIGADOR .....	45
<b>10. ORGANIZACIÓN DE SIMPOSIOS .....</b>	<b>46</b>
10.1. PRESIDENTE DEL PROGRAMA .....	46
10.2. PRESIDENTE GENERAL .....	46
10.3. MIEMBRO DEL COMITÉ ORGANIZADOR .....	46
10.4. MIEMBRO DEL COMITÉ DEL PROGRAMA .....	47
<b>11. COMITÉ EDITORIAL DE REVISTAS .....</b>	<b>52</b>
<b>12. PATENTES CONCEDIDAS .....</b>	<b>53</b>
<b>13. PREMIOS Y DISTINCIONES .....</b>	<b>57</b>
<b>14. COMITÉS DE CONFIANZA .....</b>	<b>59</b>
<b>15. CARGOS UNIVERSITARIOS .....</b>	<b>60</b>
<b>16. OTRAS ACTIVIDADES .....</b>	<b>61</b>
16.1. REVISOR DE LIBROS .....	61
16.2. EVALUACIÓN DE PROYECTOS DE INVESTIGACIÓN .....	61
16.3. PROYECTOS DOCENTES .....	61
16.4. ESTANCIAS EN OTRAS INSTITUCIONES .....	61

## 1. Resumen

Antonio González se doctoró en la Universitat Politècnica de Catalunya (UPC), en Barcelona, España, en 1989. Se incorporó al Departamento de Arquitectura de Computadores de la UPC en 1986 y fue nombrado Catedrático en 2002. Creó y ha dirigido el grupo de investigación ARCO desde 1990. Fue el director fundador del Intel Barcelona Research Center de 2002 a 2014.

Sus investigaciones se han centrado en arquitectura de computadores, compiladores y procesamiento paralelo, con especial énfasis en microarquitectura de procesadores y generación de código. Ha publicado más de 400 artículos, ha dado más de 130 conferencias como invitado, es titular de 53 patentes y ha dirigido 42 tesis doctorales en estas áreas. Su índice H basado en Google Scholar es de 61.

Antonio ha sido investigador principal de 33 proyectos de investigación y ha recibido una subvención ERC Advanced Grant. Tiene un largo historial de innovaciones mediante transferencias tecnológicas de los resultados de sus investigaciones a productos comerciales, especialmente microprocesadores y sistemas informáticos en general.

Antonio ha sido presidente del programa de ICS 2003, ISPASS 2003, MICRO 2004, HPCA 2008 e ISCA 2011, y presidente general de MICRO 2008 y HPCA 2016, entre otros simposios. Ha formado parte de los comités de programa de más de 140 simposios internacionales en el campo de la arquitectura de computadores, incluidos ISCA, MICRO, HPCA, ASPLOS, PACT, ICS, ICCD, ISPASS, CASES e IPDPS. Ha sido editor asociado de IEEE Computer Architecture Letters, IEEE Transactions on Computers, IEEE Transactions on Parallel and Distributed Systems, ACM Transactions on Architecture and Code Optimization, ACM Transactions on Parallel Computing y Journal of Embedded Computing.

Entre los galardones de Antonio se incluyen el premio al mejor estudiante de ingeniería informática de España graduado en 1986, el premio Rosina Ribalta 2001 como director del mejor proyecto de doctorado en Tecnologías de la Información y las Comunicaciones, el premio Duran Farell 2008 a la investigación en tecnología, el Premio Nacional Aritmel de Informática 2009 al Ingeniero Informático del Año, el "Premio Rey Jaime I" 2013 en el área de Nuevas Tecnologías, y los Premios ICREA Academia 2014 y 2019. Fue incluido en el "IEEE/ACM MICRO Hall of Fame" en 2000, en el "IEEE HPCA Hall of Fame" en 2005 y en el "ACM/IEEE ISCA Hall of Fame" en 2013. Antonio es Fellow del IEEE y la ACM.

## 2. Información Personal

**Apellido, nombre:** González, Antonio  
**Cargo actual:** Catedrático de Universidad), desde 2002  
**Universidad:** Universitat Politècnica de Catalunya  
**Departamento:** Arquitectura de Computadores  
**Dirección:** c/ Jordi Girona 1-3, Edificio D6  
08034 Barcelona (Spain)

## 3. Formación

- Doctor en Informática, Universitat Politècnica de Catalunya - Barcelona, Mayo 1989. Título: "Instruction Unit for Parallel Execution of Branches". Calificación: Cum Laude.
- Licenciado en Informática, Universitat Politècnica de Catalunya - Barcelona, Junio 1986. Premio al mejor estudiante de Ingeniería Informática de España graduado en 1986.

## 4. Experiencia Profesional

- Profesor de Arquitectura de Computadores de la Universitat Politècnica de Catalunya (oct. 86 - actualidad). Profesor Titular desde 1990. Catedrático de Universidad desde 2002.
- Intel Barcelona Research Center (febrero de 2002 - mayo de 2014). Director.
- Departamento de Teledetección del Centre de Càlcul de la Universitat Politècnica de Catalunya (Sept. 84 - Sept- 86). Investigador asociado en el área de procesamiento digital de imágenes.

## 5. Publicaciones

### 5.1. Revistas

- [J.1] R. Huerta, and A. González, “SIMple Issue Logic for GPUs”, *Microprocessors and Microsystems*, Elsevier (ISSN 0141-9331), aceptado para su publicación en próximos números.
- [J.2] D. Pinto, J.-M. Arnau, M. Riera, J.-Ll. Cruz and A. González, “Mixture-of-Rookies: Saving DNN Computations by Predicting ReLU Outputs”, *Microprocessors and Microsystems*, Elsevier (ISSN 0141-9331), aceptado para su publicación en próximos números.
- [J.3] D. Pinto, J.-M. Arnau, M. Riera, J.-Ll. Cruz and A. González, “Exploiting Beam Search Confidence for Energy-Efficient Speech Recognition”, *The Journal of Supercomputing*, Springer (ISSN 0920-8542), volume 80, issue 17, November 2024, pp. 24908-24937.
- [J.4] R. Taranco, J.-M. Arnau and A. González, “LOCATOR: Low-power ORB Accelerator for Autonomous Cars”, *Journal of Parallel and Distributed Computing*, Elsevier (ISSN 0743-7315), vol. 174, April 2023, pp. 32-45.
- [J.5] R. Yazdani, O. Ruwase, M. Zhang, Y. He, J.-M. Arnau and A. González, “SHARP: An Adaptable, Energy-Efficient Accelerator for Recurrent Neural Networks”, *ACM Transactions on Embedded Computing Systems*, ACM (ISSN 1539-9087), volume 22, issue 2, March 2023, article no. 30, pp. 1-23.
- [J.6] A. Segura, J.-M. Arnau and A. González, “Irregular Accesses Reorder Unit: Improving GPGPU Memory Coalescing for Graph-Based Workloads”, *The Journal of Supercomputing*, Springer (ISSN 0920-8542), volume 79, issue 1, January 2023, pp. 762-787.
- [J.7] D. Corbalán-Navarro, J.-L. Aragón, M. Anglada, E. de Lucas, J.-M. Parcerisa and A. González, “Omega-Test: A Predictive Early-Z Culling to Improve the Graphics Pipeline Energy-Efficiency”, *IEEE Transactions on Visualization and Computer Graphics*, IEEE (ISSN 1077-2626), volume 28, issue 12, December 2022, pp. 4375-4388
- [J.8] D. Corbalán-Navarro, J.-L. Aragón, M. Anglada, J.-M. Parcerisa and A. González, “Triangle Dropping: An Occluded-Geometry Predictor for Energy-Efficient Mobile GPUs”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), vol. 19, issue 3, September 2022, article 39, pp. 1-20.
- [J.9] M. Anglada, E. de Lucas, J.-M. Parcerisa, J.-L. Aragón and A. González, “Dynamic Sampling Rate: Harnessing Frame Coherence in Graphics Applications for Energy-Efficient GPUs”, *The Journal of Supercomputing*, Springer (ISSN 0920-8542), volume 78, issue 13, September 2022, pp. 14940-14964.
- [J.10] M. Riera, J.-M. Arnau and A. González, “CREW: Computation Reuse and Efficient Weight Storage for Hardware-accelerated MLPs and RNNs”, *Journal of Systems Architecture*, Elsevier (ISSN 1383-7621), volume 129, August 2022, article 102604, pp. 1-12.
- [J.11] A. Segura, J.-M. Arnau and A. González, “Energy-Efficient Stream Compaction Through Filtering and Coalescing Accesses in GPGPU Memory Partitions”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 71, issue 7, July 2022, pp. 1711-1723.
- [J.12] F. Silfa, J.-M. Arnau and A. González, “E-BATCH: Energy-Efficient and High-Throughput RNN Batching”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), vol. 19, issue 1, January 2022, article 14, pp. 1-23.
- [J.13] M. Hassanpour, M. Riera and A. González, “A Survey of Near-Data Processing Architectures for Neural Networks”, *Machine Learning and Knowledge Extraction*, MDPI (ISSN 2504-4990), vol. 4, issue 1, January 2022, pp. 66-102.
- [J.14] M. Riera, J.-M. Arnau and A. González, “DNN Pruning with Principal Component Analysis and Connection Importance Estimation”, *Journal of Systems Architecture*, Elsevier (ISSN 1383-7621), volume 122, January 2022, article 102336, pp. 1-11.
- [J.15] M. Anglada, R. Canal, J.-L. Aragón and A. González, “Fast and Accurate SER Estimation for Large Combinational Blocks in Early Stages of the Design”, *IEEE Transactions on Sustainable Computing*, IEEE (ISSN 2377-3782), volume 6, issue 3, Jul.-Sept. 2021, pp. 427-440.
- [J.16] D. Pinto, J.-M. Arnau and A. González, “Design and Evaluation of an Ultra Low-Power Human-Quality Speech Recognition System”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), vol. 17, issue 4, November 2020, article 41, pp. 1:19.

- [J.17] R. Yazdani, J.-M. Arnau and A. González, “LAWS: Locality-Aware Scheme for Automatic Speech Recognition”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 69, issue 8, August 2020, pp. 1197-1208.
- [J.18] R. Yazdani, J.-M. Arnau and A. González, “A Low-Power, High-Performance Speech Recognition Accelerator”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 68, issue 12, Dec. 2019, pp. 1817-1831.
- [J.19] M. Riera, J.-M. Arnau and A. González, “CGPA: Coarse-Grained Pruning of Activations for Energy-Efficient RNN Inference”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 39, issue 5, Sept.-Oct. 2019, pp. 36-45.
- [J.20] A. Vallerio, A. Savino, A. Chatzidimitriou, M. Kaliorakis, M. Kooli, M. Riera, M. Anglada, G. Di Natale, A. Bosio, R. Canal, A. González, D. Gizopoulos, R. Mariani and S. Di Carlo, “SyRA: Early System Reliability Analysis for Cross-layer Soft-Errors Resilience of Microprocessor Systems”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 68, issue 9, May 2019, pp. 765-783.
- [J.21] E. de Lucas, P. Marcuello, J.M. Parcerisa and A. González, “Visibility Rendering Order: Improving Energy Efficiency on Mobile GPUs through Frame Coherence”, *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 30, issue 2, Feb. 2019, pp. 473-485.
- [J.22] H. Tabani, J.-M. Arnau, J. Tubella and A. González, “Performance Analysis and Optimization of Automatic Speech Recognition”, *IEEE Transactions on Multi-Scale Computing Systems*, IEEE Computer Society (ISSN 2332-7766), volume 4, issue 4, Oct.-Dec. 2018, pp. 847-860.
- [J.23] A. González, “2018 International Symposium on Computer Architecture Influential Paper Award”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 38, issue 4, Jul.-Aug. 2018, pp. 76-77.
- [J.24] R. Yazdani, A. Segura, J.-M. Arnau and A. González, “Low-Power Automatic Speech Recognition Through a Mobile GPU and a Viterbi Accelerator”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 37, issue 1, Jan.-Feb. 2017, pp. 22-29.
- [J.25] S-S. Jha, W. Heirman, A. Falcón, J. Tubella, A. González and L. Eeckhout, “Shared Resource Aware Scheduling on Power-Constrained Tiled Many-Core Processors”, *Journal of Parallel and Distributed Computing*, Elsevier (ISSN 0743-7315), vol. 100, Feb. 2017, pp. 30-41.
- [J.26] S. Abadal, A. Mestres, M. Nemirovsky, E. Alarcón, A. González, H. Lee and A. Cabellos-Aparicio, “Scalability of Broadcast Performance in Wireless Network-on-Chip”, *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 27, no. 12, Dec. 2016, pp. 3631-3645.
- [J.27] S. Bieschewski, J.-M. Parcerisa and A. González, “An Energy-Efficient Memory Unit for Clustered Microarchitectures”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 65, issue 8, August 2016, pp. 2631-2637.
- [J.28] R. Kumar, A. Martínez and A. González, “Assisting Static Compiler Vectorization with a Speculative Dynamic Vectorizer in a HW/SW Co-Designed Environment”, *ACM Transactions on Computer Systems*, ACM (ISSN 0734-2071), volume 33, issue 4, January 2016, article no. 12, pp. 1-33.
- [J.29] G. Upasani, X. Vera and A. González, “A Case for Acoustic Wave Detectors for Soft-Errors”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 65, issue 1, January 2016, pp. 5-18.
- [J.30] R. Kumar, A. Martínez and A. González, “Efficient Power Gating of SIMD Accelerators Through Dynamic Selective Devectorization in an HW/SW Codesigned Environment”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), vol. 11, issue 3, 2014, pp. 25:1-23.
- [J.31] A. Rubio and A. González, “Variability and Aging”, *IEEE Design & Test*, IEEE (ISSN: 2168-2356), vol. 30, no. 6, Nov. 2013, pp. 5-7.
- [J.32] J. Carretero, I. Hernández, X. Vera, T. Juan, E. Herrero, T. Ramírez, M. Monchiero, A. González, N. Axelos and D. Sánchez, “Memory Controller-Level Extensions for GDDR5 Single Device Data Correct Support”, *Intel Technology Journal (Memory Resiliency)*, Intel (ISBN 978-1-934053-57-7, ISSN 1535-864x), volume 17, issue 1, 2013, pp. 102-116.
- [J.33] J. Lira, C. Molina, R. N. Rakvic, A. González, “Replacement Techniques for Dynamic NUCA Cache Designs on CMPs”, *The Journal of Supercomputing*, Springer (ISSN 0920-8542), volume 64, issue 2, May 2013, pp. 548-579.

- [J.34] A. Deb, J.M. Codina and A. González, “A HW/SW Co-Designed Programmable Functional Unit”, *IEEE Computer Architecture Letters*, IEEE (ISSN 1556-6056), volume 11, issue 1, January-July 2012, pp. 9-12.
- [J.35] N. Aymerich, S. Ganapathy, A. Rubio, R. Canal and A. González, “Impact of Positive Bias Temperature Instability (PBTi) on 3T1D-DRAM Cells”, *Integration, the VLSI Journal*, Elsevier (ISSN: 0167-9260), volume 45, issue 3, June 2012, Pages 246-252.
- [J.36] J. Lira, T.M. Jones, C. Molina and A. González, “The Migration Prefetcher: Anticipating Data Promotion in Dynamic NUCA Caches”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), volume 8, issue 4, January 2012, pp. 1-20.
- [J.37] A. González, “Un procesador con sabor mediterráneo”, *Especiales PCWorld: El PC de tus sueños*, IDG Communications (ISSN 1889-6995), especial PC World Nº 4, pp. 14-15, February 2011.
- [J.38] R. Canal, A. Rubio, A. Asenov, A. Brown, M. Miranda, P. Zuber, A. González and X. Vera, “TRAMS Project: Variability and Reliability of SRAM Memories in sub-22 nm Bluk-CMOS Technologies”, *Procedia Computer Science*, Elsevier (ISSN 1877-0509), volume 7, 2011, pp. 148-149.
- [J.39] T. M. Jones, M. F. P. O’Boyle, J. Abella and A. González, “Compiler Directed Issue Queue Energy Reduction”, *Transactions on High-Performance Embedded Architectures and Compilers, Lecture Notes in Computer Science*, Springer-Verlag Berlin Heidelberg (ISSN 0302-9743), volume 6760, 2011, pp. 42-62.
- [J.40] J. Carretero, P. Chaparro, X. Vera, J. Abella, A. González, “Implementing End-to-End Register Data-Flow Continuous Self-Test”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 60, issue 8, 2011, pp. 1194-1206.
- [J.41] E. Quiñones, J.M. Parcerisa, A. González, "Leveraging Register Windows to Reduce Physical Registers to the Bare Minimum", *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 59, issue 12, December 2010, pp. 1598-1610.
- [J.42] R. Rakvic, Q. Cai, J. González, G. Magklis, P. Chaparro and A. González, “Thread-Management Techniques to Maximize Efficiency in Multicore and Simultaneous Multithreaded Microprocessors”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), volume 7, issue 2, September 2010, pp. 9:1-9:25.
- [J.43] R. Rakvic, J. González, Q. Cai, P. Chaparro, G. Magklis and A. González, “Energy Efficiency via Thread Fusion and Value Reuse”, *IET Computer and Digital Techniques* (ISSN 1751-8601), volume 4, issue 2, March 2010, pp. 114-125.
- [J.44] X. Vera, J. Abella, J. Carretero and A. González, “Selective Replication: a Lightweight Technique for Soft Errors”, *ACM Transactions on Computer Systems*, ACM (ISSN 0734-2071), volume 27, issue 4, December 2009, pp 40-70.
- [J.45] T. Jones, M. O’Boyle, J. Abella, A. González, O. Ergin, “Energy-Efficient Register Caching with Compiler Assistance”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), volume 6, issue 4, October 2009, pp. 1-23.
- [J.46] T. Jones, M. O’Boyle, J. Abella, A. González, O. Ergin, “Exploring the Limits of Early Register Release: Exploiting Compiler Analysis”, *ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), volume 6, issue 3, September 2009, pp. 84-114.
- [J.47] A. González, “Key Microarchitecture Innovations for Future Microprocessors”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 5455, March 2009, pp 2.
- [J.48] O. Ergin, O. Unsal, X. Vera and A. González, “Reducing Soft Errors through Operand Width Aware Policies”, *IEEE Transactions on Dependable and Secure Computing*, IEEE Computer Society (ISSN 1545-5971), volume 6, issue 3, July-September 2009, pp. 217-230.
- [J.49] A. Aletà, J.M. Codina, J. Sánchez, A. González and D. Kaeli, “AGAMOS: A Graph-Based Approach to Modulo Scheduling for Clustered Microarchitectures”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 58, issue 6, June 2009, pp. 770-783.
- [J.50] F. Latorre, G. Magklis, J. González, P. Chaparro and A. González, “CROB: Implementing a Large Instruction Window through Compression”, *Transactions on High-Performance Embedded Architectures and Compilers, Lecture Notes in Computer Science*, Springer-Verlag Berlin Heidelberg (ISSN 0302-9743), volume 3, issue 2, 2008, pp. 119-148. [http://www.hipeac.net/system/files/paper2\\_2\\_3\\_0.pdf](http://www.hipeac.net/system/files/paper2_2_3_0.pdf)

- [J.51] J. Abella, X. Vera, O. Unsal, O. Ergin, A. González and J.W. Tschanz, “Refueling: Preventing Wire Degradation Due to Electromigration”, *IEEE Micro*, IEEE (ISSN 0272-1732), special issue on Existential Architectures – The Metaphysics of Computer Design, volume 28, issue 6, November-December 2008, pp. 37-46.
- [J.52] C. Madriles, C. García-Quiñones, J. Sánchez, P. Marcuello, A. González, D. M. Tullsen, H. Wang and J.P. Shen, “Mitosis: A Speculative Multithreaded Processor Based on Pre-Computation Slices”, *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 19, issue 7, July 2008, pp. 914-925.
- [J.53] M. Monchiero, R. Canal, A. González, “Power/Performance/Thermal Design Space Exploration for Multicore Architectures”, *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 19, issue 5, May 2008, pp. 666-681.
- [J.54] C. Molina, J. Tubella and A. González, “Reducing Misspeculation Penalties in Trace-Level Speculative Multithreaded Architectures”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 4759, January 2008, pp. 43-45.
- [J.55] A. González, S. Mahlke, S. Mukherjee, R. Sendag, J.J. Yi and D. Chiou, “Reliability: Fallacy or Reality?”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 27, issue 6, November-December 2007, pp. 36-45.
- [J.56] P. Chaparro, J. González, G. Magklis, Q. Cai and A. González, “Understanding the Thermal Implications of Multi-Core Architectures”, *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 18, issue 8, August 2007, pp. 1055-1065.
- [J.57] R. Ronen and A. González, “Micro’s Top Picks from Microarchitecture Conferences”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 27, issue 1, January/February 2007, pp. 8-11.
- [J.58] A. Settle, D. Connors, E. Gibert and A. González, “A Dynamically Reconfigurable Cache for Multithreaded Processors”, *Journal of Embedded Computing*, special issue on Embedded Single-Chip Multicore Architectures and Related Research, from System Design to Application Support, IOS Press (ISSN 1740-4460), volume 2, issue 2, 2006, pp. 221-233.
- [J.59] O. Ergin, O. Unsal, X. Vera and A. González, “Exploiting Narrow Values for Soft Error Tolerance”, *IEEE Computer Architecture Letters*, IEEE Computer Society (ISSN 1556-6056), volume 5, issue 2, July-December 2006, pp. 12-12.
- [J.60] O. Unsal, J. Tschanz, X. Vera, O. Ergin, K. Bowman, V. De and A. González, “Impact of Parameter Variations on Circuits and Microarchitecture”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 26, issue 6, Nov.-Dec. 2006, pp. 30-39.
- [J.61] E. Gibert, J. Sánchez and A. González, “Instruction Scheduling for a Clustered VLIW Processor with a Word-Interleaved Cache”, *Concurrency and Computation: Practice and Experience*, John Wiley and Sons (ISSN 1532-0626), volume 18, issue 11, September 2006, pp. 1391-1412.
- [J.62] A. González, “Multi-core & Multi-threaded: A New Era in Computing - Helping advance a new era in computing through new methods of thread-level parallelization”, *Dr. Dobb’s Journal (electronic journal)*, CMP Media LLC, May 10th, 2006. <http://www.ddj.com/dept/architect/187201936>.
- [J.63] J. L. Aragón, J. González and A. González, “Control Speculation for Energy-Efficient Next-Generation Superscalar Processors”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 55, issue 3, March 2006, pp. 281-291.
- [J.64] A. González, “Speculative Threading: Creating New Methods of Thread-Level Parallelization”, *Technology@IntelMagazine*, Intel Corporation, volume 3, issue 11, December 2005-January 2006, pp. 3-10.
- [J.65] X. Vera, J. Llosa and A. González, “Near-Optimal Padding for Removing Conflict Misses”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 2481/2005, 2005, pp. 329-343.
- [J.66] T. Monreal, V. Viñals, A. González and M. Valero, “Hardware Support for Early Register Release”, *International Journal of High Performance Computing and Networking*, Inderscience Publishers (ISSN 1740-0562), volume 3, issue 2/3, 2005, pp. 83-94.
- [J.67] E. Gibert, J. Sánchez and A. González, “Distributed Data Cache for Designs for Clustered VLIW Processors”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 54, issue 10, October 2005, pp. 1227-1241.

- [J.68] X. Vera, J. Abella, J. Llosa and A. González, “An Accurate Cost Model for Guiding Data Locality Transformations”, *ACM Transactions on Programming Languages and Systems*, ACM Press (ISSN 0164-0925), volume 27, issue 5, September 2005, pp. 946-987.
- [J.69] R. Canal, A. González and James E. Smith, “Value Compression for Efficient Computation”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 3648/2005, August 2005, pp. 519-529.
- [J.70] A. Pajuelo, A. González and M. Valero, “Speculative Execution for Hiding Memory Latency”, *ACM SIGARCH Computer Architecture News*, ACM Press (ISSN 0163-5964), volume 3, issue 3, June 2005, pp. 49-56.
- [J.71] J. Abella, A. González, X. Vera and M. O’Boyle, “IATAC: a Smart Predictor to Turn-off L2 Cache Lines”, *ACM Transactions on Architecture and Code Optimization*, ACM Press (ISSN 1544-3566), volume 2, issue 1, March 2005, pp. 55-77.
- [J.72] J.M. Parcerisa, J. Sahuquillo, A. González and J. Duato, “On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures”, *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 16, issue 2, February 2005, pp. 130-144.
- [J.73] T. Montreal, V. Viñals, J. González, A. González and M. Valero, “Late Allocation and Early Release of Registers”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 53, issue 10, October 2004, pp. 1244-1259.
- [J.74] A. Aletà, J.M. Codina, A. González and D. Kaeli, “Removing Communications in Clustered Microarchitectures Through Instruction Replication”, *ACM Transactions on Architecture and Code Optimization*, ACM Press (ISSN 1544-3566), volume 1, issue 2, June 2004, pp. 127-151.
- [J.75] X. Vera, N. Bermudo, J. Llosa and A. González, “A Fast and Accurate Framework to Analyze and Optimize Cache Memory Behavior”, *ACM Transactions on Programming Languages and Systems (TOPLAS)*, AMC Press (ISSN 0164-0925), volume 26, issue 2, March 2004, pp. 263-300.
- [J.76] P. Marcuello, A. González and J. Tubella, “Thread Partitioning and Value Prediction for Exploiting Speculative Thread-Level Parallelism”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 53, issue 2, Feb. 2004, pp. 114-125.
- [J.77] J. Abella and A. González, “Power-Aware Adaptive Issue Queue and Register File”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 2913, Dec. 2003, pp. 34-43.
- [J.78] J. Abella, R. Canal and A. González, “Power-and Complexity-Aware Issue Queue Designs”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 23, issue 5, Sept.-Oct. 2003, pp. 50-58.
- [J.79] C. Aliagas, C. Molina, M. García, J. Tubella and A. González, “Value Compression to Reduce Power in Data Cache”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 2790, August 2003, pp. 616-622.
- [J.80] L. Díaz de Cerio, M. Valero-García and A. González, “Hypercube Algorithms on Mesh Connected Multicomputers”, *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 13, issue 12, Dec. 2002, pp. 1247-1260.
- [J.81] R. Desikan, D. Burger, S. Keckler, Ll. Cruz, F. Latorre, A. González and M. Valero “Errata on Measuring Experimental Error in Microprocessor Simulation”, *Computer Architecture News*, ACM Press (ISSN 0163-5964), volume 30, issue 1, March 2002, pp. 1-4.
- [J.82] J.L. Aragón, J. González, J.M. García and A. González, “Confidence Estimation for Branch Prediction Reversal”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 2228, Dec. 2001, pp. 214-223.
- [J.83] J. González and A. González, “Control-Flow Speculation through Value Prediction”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 50, issue 12, Dec. 2001, pp. 1362-1376.
- [J.84] J.M. Parcerisa and A. González, “Improving Latency tolerance of Multithreading Through Decoupling”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 50, issue 10, Oct. 2001, pp. 1084-1094.
- [J.85] D. Royo, M. Valero-García and A. González “Implementing the One-Sided Jacobi Method on a 2D/ 3D Mesh Multicomputer”, *Parallel Computing*, North-Holland (ISSN 0167-8191), volume 27, issue 9, August 2001, pp. 1253-1272.



- [J.86] L. Díaz de Cerio, M. Valero-García, A. González and D. Royo “CALMANT: Un Método Sistemático para la Ejecución de Algoritmos Hipercono en Sistemas Multiprocesador”, *Computación y Sistemas* (ISSN 1405-5546), volume 4, issue 4, April-June 2001, pp. 289-305.
- [J.87] D. Folegnani and A. González, “Energy-Effective Issue Logic”, *Computer Architecture News*, ACM Press (ISSN 0163-5964), volume 29, issue 2, May 2001, pp. 230-238.
- [J.88] J. Llosa, E. Ayguadé, A. González, M. Valero and J. Eckhardt, “Lifetime-Sensitive Modulo Scheduling in a Production Environment”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 50, issue 3, March 2001, pp. 234-249.
- [J.89] R. Canal, J.M. Parcerisa and A. González, “Dynamic Code Partitioning for Clustered Architectures”, *International Journal of Parallel Programming*, Kluwer Academic Publishers (ISSN 0885-7458), volume 29, issue 1, Feb. 2001, pp. 59-79.
- [J.90] L. Díaz de Cerio, M. Valero-García and A. González, “Complete Exchange Algorithms for Meshes and Tori Using a Systematic Approach”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 1900, August 2000, pp. 591-594.
- [J.91] X. Vera, J. Llosa, A. González and N. Bermudo, “A Fast and Accurate Approach to Analyze Cache Miss Behavior”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 1900, August 2000, pp. 194-198.
- [J.92] J. Sánchez and A. González, “Analyzing Data Locality in Numeric Applications”, *IEEE Micro*, IEEE Computer Society (ISSN 0272-1732), volume 20, issue 4, July/August 2000, pp. 58-66.
- [J.93] T. Monreal, A. González, M. Valero, J. González and V. Viñals, “Dynamic Register Renaming through Virtual-Physical Registers”, *The Journal of Instruction-Level Parallelism*, (ISSN 1942-9525), volume 2, 2000, <http://www.jilp.org>.
- [J.94] A. González, “Tendencias en la Microarquitectura de los Procesadores”, *Novática* (ISSN 0211-2124), issue 145, May-June, 2000, pp. 88-91.
- [J.95] J.-L. Cruz, A. González, M. Valero and N. Topham, “Multiple-Banked Register File Architecture”, *Computer Architecture News*, ACM Press (ISSN 0163-5964), volume 28, issue 2, May 2000, pp. 316-324.
- [J.96] N. Bermudo, X. Vera, A. González and J. Llosa, “Optimizing Cache Miss Equation Polyhedra”, *Computer Architecture News*, ACM Press (ISSN 0163-5964), volume 28, issue 1, March 2000, pp. 43-52.
- [J.97] J. Sánchez and A. González, “Software Data Prefetching for Software Pipelined Loops”, *Journal of Parallel and Distributed Computing*, Academic Press (ISSN 0743-7315), volume 58, issue 2, April 1999, pp. 236-259.
- [J.98] D. Royo, A. González and M. Valero-García, “Low Communication Overhead Jacobi Algorithms for Eigenvalues Computation on Hypercubes”, *The Journal of Supercomputing*, Kluwer Academic Publishers (ISSN 0920-8542), volume 14, issue 2, Sept. 1999, pp. 171- 193.
- [J.99] C. Molina, A. González and J. Tubella, “Reducing Memory Traffic Via Redundant Store Instructions”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 1593, April 1999, pp. 1246-1249.
- [J.100] P. Marcuello and A. González, “Exploiting Speculative Thread-Level Parallelism on a SMT Processor”, *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 1593, April 1999, pp. 754-763.
- [J.101] N. Topham and A. González, “Randomized Cache Placement for Eliminating Conflicts”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 48, issue 2, February 1999, pp. 185-192.
- [J.102] J. González and A. González, “Data Value Speculation in Superscalar Processors”, *Microprocessors and Microsystems*, Elsevier (ISSN 0141-9331), volume 22, issue 6, Nov. 1998, pp. 293-301.
- [J.103] M. Valero-García, A. González, L. Díaz de Cerio and D. Royo, "Divide-and-Conquer Algorithms on Two-Dimensional Meshes", *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 1470, Sept. 1998, pp. 1051-1056.
- [J.104] J. Llosa, M. Valero, E. Ayguadé and A. González, “Modulo Scheduling with Reduced Register Pressure”, *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 47, issue 6, June 1998, pp. 625-638.

- [J.105] L. Díaz de Cerio, M. Valero-García and A. González, "A Method for Exploiting Communication/ Computation Overlap in Hypercubes", *Parallel Computing*, North-Holland (ISSN 0167-8191), volume 24, issue 2, Sept. 1998, pp. 221-245.
- [J.106] J. González and A. González, "Limits of Instruction Level Parallelism with Data Speculation", *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), volume 1573, 1998, pp.452-465.
- [J.107] A. Martínez, F. Fraile, J. Mallorquí, J. Nogueira, J. Gabaldá, A. Broquetas and A. González, "PARSAR: Parallelisation of a Chirp Scaling Algorithm SAR Processor", *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), issue 1300, 1997, pp. 1346-1350.
- [J.108] J. González and A. González, "Memory Address Prediction for Data Speculations", *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), issue 1300, 1997, pp. 1084-1091.
- [J.109] J. Sánchez, A. González and M. Valero, "Software Management of Selective and Dual Data Caches", IEEE Technical Committee on Computer Architecture Newsletter (Special Issue on Distributed Shared Memory and related issues), March 1997, pp. 3-10.
- [J.110] L. Díaz de Cerio, A. González and M. Valero-García, "Communication Pipelining in Hypercubes", *Parallel Processing Letters*, World Scientific Publishing Company (ISSN 0129-6264), volume 6, issue 4, Dec. 1996, pp. 507-523.
- [J.111] M. Valero and A. González, "Evolución de la Arquitectura de los Procesadores", *Mundo Electrónico*, CETISA Editores (ISSN 0300-3787), issue 271, Nov. 1996, pp. 78-84.
- [J.112] J. Tubella, A. González and E. Elías, "The Multipath Architecture for Prolog Programs", *Computer Journal*, Oxford University Press (ISSN 0010-4620), volume 39, issue 9, 1996, pp. 780-792.
- [J.113] L. Díaz de Cerio, M. Valero-García and A. González, "Overlapping Communication and Computation in Hypercubes", *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), issue 1123, 1996, pp. 253-257.
- [J.114] E. Fontdecaba, A. González and J. Labarta, "Load Balancing in a Network Flow Optimization Code", *Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743), issue 1041, 1996, pp. 214-222.
- [J.115] A. González, M. Valero-García and L. Díaz de Cerio, "Executing Algorithms with Hypercube Topology on Torus Multicomputers", *IEEE Transactions on Parallel and Distributed Systems*, IEEE Computer Society (ISSN 1045-9219), volume 6, issue 8, Aug. 1995, pp. 803-814.
- [J.116] A. González, "Design and Evaluation of an Instruction Cache for Reducing the Cost of Branches", *Performance Evaluation*, Elsevier (ISSN 0166-5316), volume 20, issue 1-3, May 1994, pp. 83-96.
- [J.117] J. Tubella and A. González, "MEM: A New Execution Model for Prolog", *Microprocessing and Microprogramming*, Elsevier (ISSN 0165-6174), volume 39, issue 2-5, Dec. 1993, pp. 83-86.
- [J.118] A. González, "A Survey of Branch Techniques in Pipelined Processors", *Microprocessing and Microprogramming*, Elsevier (ISSN 0165-6174), volume 36, issue 5, Oct. 1993, pp. 243-257.
- [J.119] A. González and J.M. Llabería, "Reducing Branch Delay to Zero in Pipelined Processors", *IEEE Transactions on Computers*, IEEE Computer Society (ISSN 0018-9340), volume 42, issue 3, March 1993, pp. 363 - 371.
- [J.120] A. González, J. Tubella, M. Valero-García, M.A. García and C. Aliagas, "Arquitecturas paralelas orientadas a Prolog. Multiprocesadores de flujo de datos", *Mundo electrónico*, CETISA Editores (ISSN 0300-3787), issue 224-225, Jan. 1992, pp. 84-94.
- [J.121] M. Valero-García, J. Tubella, A. González, M.A. García and C. Aliagas, "Arquitecturas paralelas orientadas a Prolog. Multiprocesadores von Neumann", *Mundo electrónico*, CETISA Editores (ISSN 0300-3787), issue 217, May 1991, pp. 84-93.
- [J.122] J. Tubella, A. González, M. Valero-García, M.A. García and C. Aliagas, "Arquitecturas paralelas orientadas a Prolog. Paralelismo OR", *Mundo electrónico*, CETISA Editores (ISSN 0300-3787), issue 215, March 1991, pp. 64-73.
- [J.123] A. González, J. Tubella, M. Valero-García, M.A. García and C. Aliagas, "Arquitecturas paralelas orientadas a Prolog. Introducción a Prolog y paralelismo AND", *Mundo electrónico*, CETISA Editores (ISSN 0300-3787), issue 214, Feb. 1991, pp. 67-75.

- [J.124] A. González, J.M. Llabería and J. Cortadella, "A Mechanism for Reducing the Cost of Branches in RISC Architectures", *Microprocessing and Microprogramming*, Elsevier (ISSN 0165-6074), volume 24, issue 1-5, August 1988, pp. 565-572.
- [J.125] J. Cortadella, A. González and J.M. Llabería, "RISC: un nuevo enfoque en el diseño de procesadores", *Mundo electrónico*, CETISA Editores (ISSN 0300-3787), issue 180, Jan. 1988, pp. 49-57.

## 5.2. Actas de Simposios con Revisión

- [S.1] A. Tomás, J.-L. Aragón, J.-M. Parcerisa and A. González, “LIBRA: Memory Bandwidth- and Locality-Aware Parallel Tile Rendering”, *Proceedings of the 57<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture*, Austin, TX (USA), Nov. 2 – 6, 2024, aceptado para su publicación.
- [S.2] R. Huerta and A. González, “Parallelizing a Modern GPU Simulator”, *Proceedings of the 2<sup>nd</sup> Workshop on Computer Architecture Modeling and Simulation, held in conjunction with 57<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture*, Austin, TX (USA), Nov. 2 – 6, 2024, aceptado para su publicación.
- [S.3] M. Sabri, M. Riera and A. González, “ReDy: A Novel ReRAM-centric Dynamic Quantization Approach for Energy-efficient CNNs”, *Proceedings of the 53<sup>rd</sup> International Conference on Parallel Processing*, ACM (ISBN 979-8-4007-1793-2/24/08), Gotland (Sweden), August 12-15, 2024, pp. 1042-1051.
- [S.4] M. Abaie Shoushtary, J.-M. Arnau, J. Tubella and A. González, “Memento: An Adaptive, Compiler-Assisted Register File Cache for GPUs”, *Proceedings of the 51<sup>st</sup> International Symposium on Computer Architecture*, IEEE (ISBN 979-8-3503-2658-1), Buenos Aires (Argentina), June 29-July 3, 2024, pp. 978-990.
- [S.5] R. Taranco, J.-M. Arnau and A. González, “SLIDEX: A Novel Architecture for Sliding Window Processing”, *Proceedings of the 38<sup>th</sup> ACM International Conference on Supercomputing*, ACM (ISBN 978-9-4007-0610-3), Kyoto (Japan), June 4-7, 2024, pp. 312-323.
- [S.6] B. Khabbazan, M. Riera and A. González, “DNA-TEQ: An Adaptive Exponential Quantization of Tensors for DNN Inference”, *Proceedings of the 30<sup>th</sup> IEEE International Conference on High Performance Computing, Data and Analytics*, IEEE (ISBN 979-8-3503-8322-5, ISSN 2640-0316), Goa (India), Dec. 18-21, 2023, pp. 1-10.
- [S.7] R. Taranco, J.-M. Arnau and A. González, “ $\delta$ LTA: Decoupling Camera Sampling from Processing to Avoid Redundant Computations in the Vision Pipeline”, *Proceedings of the 56<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture*, ACM (ISBN 979-8-4007-0329-4), Toronto (Canada), Oct. 28 – Nov. 1, 2023, pp. 1029-1043.
- [S.8] D. Joseph, J.-L. Aragón, J.-M. Parcerisa and A. González, “Boustrophedonic Frames: Quasi-Optimal L2 Caching for Textures in GPUs”, *Proceeding of the 32<sup>nd</sup> International Conference on Parallel Architectures and Compilation Techniques*, IEEE (ISBN 979-8-3503-4254-3), Vienna (Austria), Oct. 21-25, 2023, pp. 124-136.
- [S.9] R. Taranco, J.-M. Arnau and A. González, “SLIDEX: Sliding Window Extension for Image Processing”, *Proceeding of the 32<sup>nd</sup> International Conference on Parallel Architectures and Compilation Techniques*, IEEE (ISBN 979-8-3503-4254-3), Vienna (Austria), Oct. 21-25, 2023, pp. 332-334.
- [S.10] B. Khabbazan, M. Riera and A. González, “QeiHan: An Energy-Efficient DNN Accelerator that Leverages Logarithmic Quantization in Near-Data Processing Architectures”, *Proceeding of the 32<sup>nd</sup> International Conference on Parallel Architectures and Compilation Techniques*, IEEE (ISBN 979-8-3503-4254-3), Vienna (Austria), Oct. 21-25, 2023, pp. 325-326.
- [S.11] P.H.E. Becker, J.-M. Arnau and A. González, “K-D Bonsai: ISA-Extensions to Compress K-D Trees for Autonomous Driving Tasks”, *Proceedings of the 50<sup>th</sup> International Symposium on Computer Architecture*, ACM (ISBN 979-8-4007-0095-8), Orlando, FL (USA), June 17-21, 2023, pp. 275-287.
- [S.12] F. Silfa, J.-M. Arnau and A. González, “Exploiting Kernel Compression on BNNs”, *Proceedings of the Design Automation and Test Conference*, IEEE (ISBN 978-3-9819263-7-8, ISSN 1938-1891), Antwerp (Belgium), April 17-19, 2023, pp. 1-6.
- [S.13] M. Abaie Shoushtary, J.-M. Arnau, J. Tubella and A. González, “Lightweight Register File Caching in Collector Units for GPUs”, *Proceedings of the 15<sup>th</sup> Workshop on General Purpose Processing Using GPU, held in conjunction with 28<sup>th</sup> ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Processing*, ACM (ISBN 979-8-4007-0776-6), Montreal (Canada), February 25, 2023, pp. 27-33.
- [S.14] R. Huerta, J.-M. Arnau and A. González, “Simple Out of Order Core for GPGPUs”, *Proceedings of the 15<sup>th</sup> Workshop on General Purpose Processing Using GPU, held in conjunction with 28<sup>th</sup> ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Processing*, ACM (ISBN 979-8-4007-0776-6), Montreal (Canada), February 25, 2023, pp. 21-26.

- [S.15] R. Taranco, J.-M. Arnau and A. González, “Sliding Window Support for Image Processing in Autonomous Vehicles”, *Proceedings of the Workshop on Compute Platforms for Autonomous Vehicles, held in conjunction with the 55<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture*, Chicago IL (USA), Oct. 1, 2022, <https://sites.google.com/g.harvard.edu/cav-micro22/home>
- [S.16] D. Joseph, J.-L. Aragón, J.-M. Parcerisa and A. González, “DTeXL: Decoupled Raster Pipeline for Texture Locality”, *Proceedings of the 55<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture*, IEEE (ISBN 978-1-6654-6272-3), Chicago IL (USA), Oct. 1-5, 2022, pp. 213-227.
- [S.17] F. Silfa, J.-M. Arnau and A. González, “E-BATCH: Energy-Efficient and High-Throughput RNN Batching”, *Proceedings of the 17<sup>th</sup> International Conference on High-Performance Embedded Architectures and Compilers*, Budapest (Hungary), June 20-20, 2022, published as [J.12].
- [S.18] J. Ortiz-Escribano, D. Corbalán-Navarro, J.-L. Aragón and A. González, “MEGsim: A Novel Methodology for Efficient Simulation of Graphics Workloads in GPUs”, *Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software*, IEEE (ISBN 978-1-6654-5954-9), Singapore (Republic of Singapore), May 22-24, 2022, pp. 69-78.
- [S.19] J. Acosta, A. Diavastos and A. González, “XFeatur: Hardware Feature Extraction for DNN Auto-tuning”, *Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software*, IEEE (ISBN 978-1-6654-5954-9), Singapore (Republic of Singapore), May 22-24, 2022, pp. 132-134.
- [S.20] D. Pinto, J.-M. Arnau and A. González, “A Programmable Accelerator for Streaming Automatic Speech Recognition on Edge Devices”, *Proceedings of the 6<sup>th</sup> Workshop on Cognitive Architectures, held in conjunction with 28<sup>th</sup> Int. Symposium on High-Performance Computer Architecture*, Seoul (South Korea), April 2, 2022, <https://cogarchworkshop.org/assets/pdfs/1.pdf>, pp. 1-3
- [S.21] D. Joseph, J.-L. Aragón, J.-M. Parcerisa and A. González, “TCOR: A Tile Cache with Optimal Replacement”, *Proceedings of the 28<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture*, IEEE (ISBN 978-1-6654-2027-3 ISSN 2378-203X), Seoul (South Korea), April 2-6, 2022, pp. 662-675.
- [S.22] D. Corbalán-Navarro, J.-L. Aragón, M.-M. Parcerisa and A. González, “DTM-NUCA: Dynamic Texture Mapping-NUCA for Energy-Efficient Graphics Rendering”, *Proceedings of the 30<sup>th</sup> Euromicro International Conference on Parallel, Distributed and Network-based Processing*, IEEE (ISBN 978-1-6654-6958-6, ISSN 2377-5750), Valladolid (Spain), March 9-11, 2022, pp. 144-151.
- [S.23] R. Taranco, J.-M. Arnau and A. González, “A Low-Power Hardware Accelerator for ORB Feature Extraction in Self-Driving Cars”, *Proceedings of the 33<sup>rd</sup> IEEE International Symposium on Computer Architecture and High Performance Computing*, IEEE (ISBN 978-1-6654-4301-2), Belo Horizonte (Brazil), October 26-29, 2021, pp. 11-21.
- [S.24] D. Corbalán-Navarro, J.-L. Aragón, M. Anglada, E. de Lucas, J.-M. Parcerisa and A. González, “Improving the Energy Efficiency of the Graphics Pipeline by Reducing Overshading”, *Proceeding of the Jornadas Sarteco*, (ISBN 978-84-09-32487-3), Málaga (Spain), September 22-24, 2021, pp. 125-134.
- [S.25] D. Pinto, J.-M. Arnau and A. González, “Design and Evaluation of an Ultra Low-Power Human-Quality Speech Recognition System”, *Proceedings of the 16<sup>th</sup> International Conference on High-Performance Embedded Architectures and Compilers*, Budapest (Hungary), Jan. 18-20, 2021, published as [J.16].
- [S.26] F. Silfa, J.-M. Arnau and A. González, “Boosting LSTM Performance Through Dynamic Precision Selection”, *Proceedings of the IEEE International Conference on High Performance Computing, Data, and Analytics*, IEEE (ISBN 978-0-7381-1035-6), Pune (India), Dec. 16-19, 2020, pp. 323-333.
- [S.27] P.H.E. Becker, J.-M. Arnau and A. González, “Demystifying Power and Performance Bottlenecks in Autonomous Driving Systems”, *Proceedings of the IEEE International Symposium on Workload Characterization*, IEEE (ISBN 978-1-7281-7645-1), Beijing (China), Oct. 27-29, 2020, pp. 205-215.
- [S.28] F. Silfa, G. Dot, J.-M. Arnau and A. González, “Neuron-Level Fuzzy Memoization in RNNs”, *Proceedings of the IEEE/ACM International Symposium on Microarchitecture*, ACM (ISBN 978-1-4503-6938-1), Columbus OH (USA), Oct. 12-16, 2019, pp. 782-793.
- [S.29] R. Yazdani, J.-M. Arnau and A. González, “Leveraging Run-Time Feedback for Efficient ASR Acceleration”, *Proceeding of the 28<sup>th</sup> International Conference on Parallel Architectures and Compilation Techniques*, IEEE (ISBN 978-1-7281-3813-4), Seattle, WA (USA), Sept. 21-25, 2019, pp. 462-463.

- [S.30] A. Segura, J.-M. Arnau and A. González, “SCU: A GPU Stream Compaction Unit for Graph Processing”, *Proceedings of the 46<sup>th</sup> International Symposium on Computer Architecture*, ACM (ISBN 978-1-4503-6669-4), Phoenix, AZ (USA), June 22-26 2019, pp. 423-434.
- [S.31] M. Anglada, E. de Lucas, J.-M. Parcerisa, J.-L. Aragón, and A. González, “Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipeline”, *Proceedings of the 25<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture*, IEEE (ISBN 978-1-7281-1444-6 ISSN 2378-203X), Washington D.C. (USA), Feb. 16-20, 2019, pp. 635-646.
- [S.32] M. Anglada, J.M. Parcerisa, E. de Lucas, J.L. Aragón, P. Marcuello and A. González, “Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline”, *Proceedings of the 25<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture*, IEEE (ISBN 978-1-7281-1444-6 ISSN 2378-203X), Washington D.C. (USA), Feb. 16-20, 2019, pp. 624-634.
- [S.33] F. Silfa, G. Dot, J.-M. Arnau and A. González, “E-PUR: An Energy-Efficient Processing Unit for Recurrent Neural Networks”, *Proceedings of the 27<sup>th</sup> International Conference on Parallel Architectures and Compilation Techniques*, ACM (ISBN 978-1-4503-5986-3), Limassol (Cyprus), Nov. 1-4, 2018, article no. 18, 12 pages.
- [S.34] R. Yazdani, M. Riera, J.-M. Arnau and A. González, “The Dark Side of DNN Pruning”, *Proceedings of the 45<sup>th</sup> International Symposium on Computer Architecture*, IEEE (ISBN 978-1-5386-5984-7 ISSN: 2575-713X), Los Angeles, CA (USA), June 2-6 2018, pp. 790-801.
- [S.35] M. Riera, J.-M. Arnau and A. González, “Computation Reuse in DNNs by Exploiting Input Similarity”, *Proceedings of the 45<sup>th</sup> International Symposium on Computer Architecture*, IEEE (ISBN 978-1-5386-5984-7 ISSN: 2575-713X), Los Angeles, CA (USA), June 2-6 2018, pp. 57-68.
- [S.36] H. Tabani, J.-M. Arnau, J. Tubella and A. González, “A Novel Register Renaming Technique for Out-of-Order Processors”, *Proceedings of the 24<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture*, IEEE (ISBN 978-1-5386-3659-6 ISSN 2378-203X), Vienna (Austria), Feb. 24-28, 2018, pp. 259-270.
- [S.37] R. Yazdani, J.-M. Arnau and A. González, “UNFOLD: A Memory-Efficient Speech Recognizer Using on-the-fly WFST Composition”, *Proceedings of the IEEE/ACM International Symposium on Microarchitecture*, ACM (ISBN 978-1-4503-4952-9), Cambridge MA (USA), Oct. 14-18, 2017, pp. 69-81.
- [S.38] H. Tabani, J.-M. Arnau, J. Tubella and A. González, “An Ultra Low-power Hardware Accelerator for Acoustic Scoring in Speech Recognition”, *Proceeding of the 26<sup>th</sup> International Conference on Parallel Architectures and Compilation Techniques*, IEEE (ISBN 978-1-5090-6764-0), Portland, OR (USA), Sept. 9-13, 2017, pp. 41-52.
- [S.39] M. Kaliorakis, D. Gizopoulos, R. Canal and A. González, “MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment”, *Proceedings of the 44<sup>th</sup> International Symposium on Computer Architecture*, ACM (ISBN 978-1-4503-4892-8), Toronto (Canada), June 24-28 2017, pp. 241-254.
- [S.40] R. Kumar, J. Cano, A. Brankovic, D. Pavlou, K. Stavrou, E. Gibert, A. Martínez and A. González, “HW/SW Co-Designed Processors: Challenges, Design Choices and a Simulation Infrastructure for Evaluation”, *Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software*, IEEE (ISBN 978-1-5386-3889-7), San Francisco Bay Area, CA (USA), April 23-25, 2017, pp. 185-194.
- [S.41] G. Dot, A. Martínez and A. González, “Removing Checks in Dynamically Typed Languages Through Efficient Profiling”, *Proceedings of the International Symposium on Code Generation and Optimization*, IEEE (ISBN 978-1-5090-4931-8), Austin, TX (USA), Feb. 4-8, 2017, pp. 257-268.
- [S.42] G. Dot, A. Martínez and A. González, “ERICO: Effective Removal of Inline Caching Overhead in Dynamic Typed Languages”, *Proceedings of the 23rd Annual International Conference on High Performance Computing, Data, and Analytics*, IEEE (ISBN 978-1-5090-5411-4), Hyderabad (India), Dec. 19-22, 2016, pp. 372-381.
- [S.43] A. Vallero, A. Savino, G. Politano, S. Di Carlo, A. Chatzidimitriou, S. Tselonis, M. Kaliorakis, D. Gizopoulos, M. Riera, R. Canal, A. González, M. Kooli, A. Bosio and G. Di Natale, “Cross-Layer System Reliability Framework for Hardware Faults”, *Proceedings of the International Test Conference*, IEEE (ISBN 978-1-4673-8774-3), Fort Worth, TX (USA), Nov. 15-17, 2016, paper 15.3, pp. 1-10.
- [S.44] R. Yazdani, A. Segura, J.-M. Arnau and A. González, “An Ultra Low-Power Accelerator for Automatic Speech Recognition”, *Proceedings of the 49<sup>th</sup> Annual IEEE/ACM Symposium on Microarchitecture*, IEEE (ISBN 978-1-5090-3509-0), Taipei (Taiwan), Oct. 15-19, 2016, pp. 580-591.

- [S.45] M. Anglada, R. Canal, J.L. Aragón and A. González, “MASkIt: Soft Error Rate Estimation for Combinational Circuits”, *Proceedings of the 34<sup>th</sup>. IEEE International Conference on Computer Design*, IEEE (ISBN 978-1-5090-5142-7), Phoenix, AZ (USA), October 2-5, 2016, pp. 614-621.
- [S.46] J. Cano, R. Kumar, A. Brankovic, D. Pavlou, K. Stavrou, E. Gibert, A. Martínez and A. González, “Quantitative Characterization of the Software Layer of a HW/SW Co-Designed Processor”, *Proceedings of the IEEE International Symposium on Workload Characterization*, IEEE (ISBN 978-1-5090-3897-8), Providence, RI (USA), September 25-27, 2016, pp. 138-147.
- [S.47] S. Jha, W. Heirman, A. Falcón, J. Tubella, A. González and L. Eeckhout, “Shared Resource Aware Scheduling on Power-Constrained Tiled Many-Core Processors”, *Proc. of the ACM International Conference on Computing Frontiers*, ACM (ISBN 978-1-4503-4128-8), Como (Italy), May 18-21, 2016, pp. 365-368.
- [S.48] A. González, “Cognitive Computing: The Next Wave of Computing Innovation”, *Proc. of the IEEE International Symposium on Performance Analysis of Systems and Software*, IEEE (ISBN 978-1-5090-1952-6), Uppsala (Sweden), April 17-19, 2016, pp. x. **Keynote**
- [S.49] M. Riera, R. Canal, J. Abella and A. González, “A Detailed Methodology to Computer Soft Error Rates in Advanced Technologies”, *Proceedings of the 19<sup>th</sup> Design, Automation and Test in Europe Conference*, EDAA (ISBN 978-3-9815370-6-2), Dresden (Germany), March 14-18, 2016, pp. 217-222.
- [S.50] E. de Lucas, P. Marcuello, J.M. Parcerisa and A. González, “Ultra-Low Power Render-Based Collision Detection for CPU/GPU Systems”, *Proceedings of the 48<sup>th</sup> Annual IEEE/ACM Symposium on Microarchitecture*, ACM (ISBN 978-1-4503-4034-2), Waikiki HI (USA), Dec. 5-9, 2015, pp. 445-456.
- [S.51] G. Dot, A. Martínez and A. González, “Analysis and Optimization of Engines for Dynamically Typed Languages”, *Proc. of the 27<sup>th</sup> Int. Symp. on Computer Architecture and High Performance Computing*, IEEE (ISBN 978-1-4673-8011-9 ISSN 1550-6533) Florianopolis (Brazil), October 18-21, 2015, pp. 41-48.
- [S.52] S. Jha, W. Heirman, A. Falcón, T.E. Carlson, K. Van Craeynest, J. Tubella, A. González and L. Eeckhout, “Chryso: An Integrated Power Manager for Constrained Many-Core Processors”, *Proc. of ACM Int. Conference on Computing Frontiers*, ACM (ISBN: 978-1-4503-3358-0), Ischia (Italy), May 18-21, 2015, article no. 19.
- [S.53] G. Dot, A. Martínez and A. González, “Analysis and Optimization of JavaScript Engines”, *Proc. of Workshop on High Performance Scripting Languages, held in conjunction with ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming*, San Francisco CA (USA), Feb. 7-11, 2015.
- [S.54] S. Ganapathy, R. Canal, A. Rubio, A. González, “iRMW: A Low-Cost Technique to Reduce NBTI-Dependent Parametric Failures in L1 Caches”, *Proc. of the 32<sup>nd</sup>. IEEE International Conference on Computer Design*, Kathy Preas (ISBN 978-3-9815370-2-4), Seoul (Korea), October 19-22, 2014, pp. 68-74. Selected as best paper candidate.
- [S.55] G. Upasani, X. Vera, A. González, “Framework for Economical Error Recovery in Embedded Cores”, *Proc. of the IEEE International On-Line Testing Symposium*, IEEE (ISBN 978-1-4799-5323-3), Platja d’Aro (Spain), July 7-9, 2014, pp. 146-153.
- [S.56] S. Di Carlo, A. Vallero, D. Gizopoulos, G. Di Natale, A. González, R. Canal, R. Mariani, M. Pipponzi, A. Grasset, P. Bonnot, F. Reichenbach, G. Rafiq and T. Loekstad, “Cross-Layer Reliability Evaluation: Challenges and Promises”, *Proc. of the IEEE International On-Line Testing Symposium*, IEEE (ISBN 978-1-4799-5323-3), Platja d’Aro (Spain), July 7-9, 2014, pp. 228-233.
- [S.57] A. González and C. Aliagas, “Author Retrospective for the Dual Data Cache”, *ACM International Conference on Supercomputing 25th Anniversary Volume*, ACM (ISBN: 978-1-4503-2840-1), June 2014, pp. 32-34. This volume consists of a selection of the most influential papers in this conference in the last 25 years.
- [S.58] G. Upasani, X. Vera, A. González. “Avoiding Core's DUE and SDC via Acoustic Wave Detectors and Tailored Error Containment and Recovery”, *Proceedings of the 41st Int. Symp on Computer Architecture*, IEEE Computer Society (ISBN 978-1-4799-4396-8), Minneapolis, MN (USA), June 14-18, 2014, pp. 37-48. **Honorable mention in IEEE Micro Top Picks 2014.**
- [S.59] A. Falcón, E. Herrero, F. Latorre, P. López, M. Lupon, F. Pratas, G. Tournavitis, A. González. “A Modular, Distributed and Reconfigurable Processing Unit for Variable-Precision Neuromorphic Architectures”, *Proceedings of the Workshop on Neuromorphic Architectures, held in conjunction with Int. Symp. on Computer Architecture*, Minneapolis, MN (USA), June 14, 2014.

- [S.60] A. Brankovic, K. Stavrou, E. Gibert, A. González, “Accurate off-line phase classification for HW/SW co-designed processors”, *Proc. of the ACM International Conference on Computing Frontiers 2014*, ACM (ISBN 978-1-4503-2870-8), Cagliari (Italy), May 20-22, 2014, article no. 5.
- [S.61] S. Ganapathy, R. Canal, D. Alexandrescu, E. Costenaro, A. González and A. Rubio, “INFORMER: An Integrated Framework for Early-Stage Memory Robustness Analysis”, *Proc. of the Design Automation and Test in Europe Conference*, IEEE (ISBN 978-3-9815370-2-4), Dresden (Germany), March 24-28, 2014, pp. 1-4.
- [S.62] A. Brankovic, K. Stavrou, E. Gibert, A. González, “Warm-Up Simulation Methodology for HW/SW Co-Designed Processors”, *Proc. of the International Symposium on Code Generation and Optimization (CGO)*, ACM (ISBN 978-1-4503-2670-4), Orlando, FL (USA), Feb. 15-19, 2014, pp. 284-294.
- [S.63] R. Kumar, A. Martínez and A. González, "Speculative Dynamic Vectorization to Assist Static Vectorization in a HW/SW Co-Designed Environment", *Proc. of the 20th Annual International Conference on High Performance Computing (HiPC)*, IEEE Computer Society (ISBN 978-1-4799-0729-8), Bengaluru, Bangalore (India), December 18 - 21, 2013, pp. 79-88.
- [S.64] R. Kumar, A. Martínez and A. González, “Vectorizing for Wider Vector Units in a HW/SW Co-designed Environment”, *Proc. of the 15th IEEE International Conference on High Performance Computing and Communications (HPCC 2013)*, IEEE Computer Society (ISBN 978-0-7695-5088-6/13), Zhangjiajie, China, November 13-15, 2013, pp.518-525.
- [S.65] R. Kumar, A. Martínez and A. González, “Dynamic Selective Devectorization for Efficient Power Gating of SIMD Units in a HW/SW Co-Designed Environment”, *Proc. of the 25th International Symposium on Computer Architecture and High-Performance Computing*, IEEE Computer Society (ISBN 978-1-4799-2927-6/13), Porto de Galinhas (Brazil), October 23-26, 2013, pp. 81-88.
- [S.66] G. Upasani, X. Vera and A. González, “Reducing Due-Fit of Caches by Exploiting Acoustic Wave Detectors for Error Recovery”, *Proc. of the 19th IEEE International On-Line Testing Symposium 2013 (IOLTS)*, IEEE Computer Society (ISBN 978-1-4799-0662-8), Chania, Crete (Greece), July 8-10, 2013, pp. 85-91.
- [S.67] P. López, J.M. Codina, E. Gibert, F. Latorre and A. González, “HRC: An Efficient Hybrid Register Checkpointing for HW/SW Co-Designed Processors”, *Proc. of the 6th Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT), held in conjunction with the 40th Int'l Symposium on Computer Architecture (ISCA-40)*, Tel-Aviv (Israel), June 24, 2013. No proceedings published. More information at: <http://amas-bt.ece.utexas.edu/program-2013.htm>
- [S.68] N. Foutris, D. Gizopoulos, X. Vera and A. González, “Deconfigurable Microprocessor Architectures for Silicon Debug”, *Proc. of the the 40th Int'l Symposium on Computer Architecture (ISCA-40)*, ACM (ISBN 978-1-4503-2079-5), Tel-Aviv (Israel), June 23-27, 2013, pp. 631-642.
- [S.69] A. Brankovic, K. Stavrou, E. Gibert and A. González, “Performance analysis and predictability of the Software Layer in Dynamic Binary Translators/Optimizers”, *Proc. of the ACM International Conference on Computing Frontiers*, ACM (ISBN 978-1-4503-2053-5), Ischia (Italy), May 14-16, 2013, article nr 15.
- [S.70] S. Ganapathy, R. Canal, A. González and A. Rubio, “Effectiveness of Hybrid Recovery Techniques on Parametric Failures”, *Proc. of the International Symposium on Quality Electronics Design*, IEEE Computer Society (ISBN 978-1-4673-4951-2, ISSN 1948-3287), Santa Clara, CA (USA), March 4-6, 2013, pp. 258-264.
- [S.71] S. Ganapathy, R. Canal, D. Alexandrescu, E. Costenaro, A. González and A. Rubio, “A Novel Variation-Tolerant 4T-DRAM with Enhanced Soft-Error Tolerance”, *Proc. of the 30th IEEE International Conference on Computer Design (ICCD 2012)*, IEEE Computer Society (ISBN 978-1-4673-3051-0), Montreal, Quebec (Canada), September 30 - October 3, 2012, pp. 472 – 477.
- [S.72] R. Kumar, A. Martínez and A. González, "Speculative Dynamic Vectorization for HW/SW Co-designed Processors", *Proc. of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT'12)*, ACM (ISBN 978-1-4503-1182-3/12/09), Minneapolis, MN (USA), September 19-23, 2012, pp 459-460.
- [S.73] G. Shenoy, J. Tubella and A. González, “Improving the Resilience of an IDS against Performance Throttling Attacks”, *Proc. of the 8th International Conference on Security and Privacy in Communication Networks*, Padua (Italy), September 3–5, 2012.
- [S.74] J. Carretero, I. Hernández, X. Vera, T. Juan, E. Herrero, T. Ramírez, M. Monchiero, A. González, N. Axelos, D. Sánchez, “Memory Controller–Level Extensions for GDDR5 Chipkill Support”, *Proc. of the 2012 Intel Design & Test Technology Conference*, Portland, OR (USA), Aug 13-16, 2012. Proceedings are not public.



- [S.75] G. Shenoy, J. Tubella and A. González, “Improving the Performance Efficiency of an IDS by Exploiting Temporal Locality in Network Traffic”, *Proc. of the IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems*, IEEE Computer Society, (ISBN 978-1-4673-2453-3), Arlington, VI (USA), Aug. 7-9, 2012, pp. 439 – 448.
- [S.76] J. Cano, A. Brankovic, R. Kumar, D. Zivanovic, D. Pavlou, K. Stavrou, E. Gibert, A. Martinez, G. Dot, F. Latorre, A. Barcelo and A. González, “Modelling HW/SW Co-Designed Processors”, *Proc. of the 8th . Int. Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems*, Academia Press (ISBN 978 90 382 1987 5), Fiuggi (Italy), July 8-14, 2012, pp. 107-110.
- [S.77] A. González, “Resilient Processors for Reliability and Energy Efficiency”, *Proc. of the 18th IEEE International On-Line Testing Symposium*, IEEE Computer Society (ISBN 978-1-4673-2084-9), Sitges (Spain), June 27-29, 2012, page V. **Keynote**.
- [S.78] G. Upasani, X. Vera and A. González, “Setting an Error Detection Infrastructure with Low Cost Acoustics Wave Detectors”, *Proc. of the 39th Int'l Symposium on Computer Architecture*, IEEE Computer Society (ISBN 978-1-4673-0476-4/12), Portland, OR (USA), June 9-13, 2012, pp. 333 – 343.
- [S.79] G. Shenoy, J. Tubella and A. González, “Hardware/Software Mechanisms for Protecting IDS Against Algorithmic Complexity Attacks”, *Proc. of the 2012 International workshop on Security and Trust of Distributed Networking systems, held in conjunction with IPDPS 2012*, IEEE Computer Society (ISBN 978-1-4673-0974-5). Shanghai (China), May 21, 2012, pp. 1190 – 1196.
- [S.80] G. Shenoy, J. Tubella, A. González, “Exploiting Temporal Locality in Network Traffic Using Commodity Multi-cores”, *Proc. of the IEEE International Symposium on Performance Analysis of Systems and Software*, IEEE Computer Society (ISBN 978-1-4673-1143-4), New Brunswick, NJ (USA), April 1-3, 2012, p.p. 110 – 111.
- [S.81] D. Pavlou, E. Gibert, F. Latorre, A. González, “DDGacc: Boosting Dynamic DDG-based Binary Optimizations through Specialized Hardware Support”, *Proc. of the 8th Annual International Conference on Virtual Execution Environments*, ACM (ISBN 978-1-4503-1175-5/12/03), London (UK), March 3-4, 2012, p.p.159-168.
- [S.82] J. Lira, T.M. Jones, C. Molina and A. González, “The Migration Prefetcher: Anticipating Data Promotion in Dynamic NUCA Caches”, *Proc. of the Int. Conf. on High-Performance and Embedded Architectures and Compilers, ACM Transactions on Architecture and Code Optimization*, ACM (ISSN 1544-3566), Paris (France), January 23-25, 2012, pp. 1-20.
- [S.83] J. Lira, C. Molina, D. Brooks, A. González, “Implementing a hybrid SRAM / eDRAM NUCA architecture”, *Proc. of the 18th IEEE International Conference on High Performance Computing*, IEEE Computer Society (ISBN 978-1-4577-1950-9), Bangalore (India), December 18-21, 2011, pp. 358-367.
- [S.84] N. Foutris, D. Gizopoulos, M. Psarakis, X. Vera and A. González "Accelerating Microprocessor Silicon Validation by Exposing ISA Diversity", *Proc. of the 44th Annual IEEE/ACM International Symposium on Microarchitecture*, IEEE Computer Society (ISBN 978-1-4503-1053-6), Porto Alegre (Brazil), Dec. 3-7, 2011, pp. 386-397.
- [S.85] A. Deb, J.M. Codina and A. González, "A Power-efficient Co-designed Out-of-Order Processor", *Proc. of the 23rd International Symposium on Computer Architecture and High Performance Computing*, IEEE Computer Society (ISBN 978-0-7695-4573-8), Vitoria (Brazil), Oct. 26-29, 2011, pp. 1-8.
- [S.86] J. Lira, T. Jones, C. Molina, A. González, “Beforehand Migration on D-NUCA Caches”, *Proc. of Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISBN 978-0-7695-4566-0) Galveston Island, TX, (USA), October 10-14, 2011, pp. 197-198.
- [S.87] S. Ganapathy, R. Canal, A. González and A. Rubio, “Dynamic Fine-Grain Body Biasing of Caches With Latency and Leakage 3T1D-Based Monitors”, *Proc. of the Int. Conf. on Computer Design*, IEEE Computer Society (ISBN 978-1-4577-1952-3), Amherst, MA (USA), Oct. 9-12, 2011, pp. 332-338.
- [S.88] M. Pons, F. Moll, A. Rubio, J. Abella, X. Vera and A. González, “Design of Complex Circuits Using the Via-Configurable Transistor Array Regular Layout Fabric”, *Proc. of the 24th IEEE Int. SOC Conference*, IEEE Computer Society (ISBN 978-1-4577-1615-7), Taipei (Taiwan), Sept 26-28, 2011, pp. 166-169.
- [S.89] Q. Cai, J. González, P. Chaparro, G. Magklis, and A. González, “Thread Shuffling: Combining DVFS and Thread Migration to Reduce Energy Consumptions for Multi-core Systems”, *Proc. of the Int. Symposium on Low Power Electronics and Design*, IEEE Computer Society (ISBN 978-1-61284-659-0), Fukuoka (Japan), August 1-3, 2011, pp. 379-384.

- [S.90] N. Aymerich, A. Asenov, A. Brown, R. Canal, B. Cheng, J. Figueras, A. González, E. Herrero, S. Markov, M. Miranda, P. Pouyan, T. Ramirez, A. Rubio, I. Vatajelu, X. Vera, X. Wang and P. Zuber, “New reliability mechanisms in memory design for sub-22nm technologies“, *Proc. of the 17th International On-Line Testing Symposium (IOLTS)*, IEEE Computer Society (ISBN 978-1-4577-1053-7), Athens (Greece), July 13-15, 2011, pp. 111-114.
- [S.91] D. Pavlou, A. Brankovic, R. Kumar, M. Gregori, K. Stavrou, E. Gibert and A. González, “DARCO: infrastructure for research on hw/sw co-designed virtual machines”, *Proc. of the Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjunction with the 38th Int. Symp. on Computer Architecture*, San Jose, CA (USA), June 4, 2011, <http://amas-bt.cs.virginia.edu/2011/proceedings/amastb2011-pl.pdf>, pp. 1-8.
- [S.92] Q. Cai, J. González, A. Pineiro, O. Nestares, and A. González, “Blue Summer: A Programmable Accelerator for Advanced Media Applications”, *Proc. of the Workshop on Emerging Applications and Many-Core Architecture, held in conjunction with Int. Symp. on Computer Architecture*, San Jose, CA (USA), June 4, 2011, <https://sites.google.com/site/eamaworkshop/eama11>, pp.1-8.
- [S.93] J. Lira, C. Molina, A. González, “HK-NUCA: Boosting Data Searches in Dynamic Non-Uniform Cache Architectures for Chip Multiprocessors”, *Proc. of the 25th IEEE Int. Parallel and Distributed Processing Symposium (IPDPS)*, IEEE Computer Society (ISBN 978-0-7695-4385-7), Anchorage, Alaska (US), May 16-20, 2011, pp. 419-430.
- [S.94] G. Sreekarshenoy, J. Tubella, A. González, “A Performance and Area Efficient Architecture for Intrusion Detection Systems”, *Proc. of the 25th IEEE Int. Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 978-0-7695-4385-7), Anchorage, Alaska (US), May 16-20, 2011, pp. 301-310.
- [S.95] A. Deb, J.M. Codina and A. González, “SoftHV : A HW/SW Co-designed Processor with Horizontal and Vertical Fusion”, *Proc. of the ACM International Conference on Computing Frontiers*, ACM (ISBN 978-1-4503-0698-0), Ischia (Italy), May 3-5, 2011, pp. 1-10.
- [S.96] N. Aymerich, S. Ganapathy, A. Rubio, R. Canal and A. González, “Impact of Positive Bias Temperature Instability (PBTI) on 3T1D-DRAM Cells”, *Proc. of the 21st Great Lakes Symposium on VLSI*, ACM (ISBN 978-1-4503-0667-6), Lausanne (Switzerland), May 2-4 2011, pp. 277-282.
- [S.97] I. Bhagat, E. Gibert, J. Sánchez and A. González, “Global Productiveness Propagation: A Code Optimization Technique to Speculatively Prune Useless Narrow Computations”, *Proc. of the ACM Conference on Languages, Compilers, Tools and Theory for Embedded Systems*, ACM (ISBN 978-1-4503-0555-6), Chicago, IL (USA), April 12-14, 2011, pp. 161-170.
- [S.98] M. Pons, E. Barajas, D. Mateo, J.L. González, F. Moll, A. Rubio, J. Abella, X. Vera, A. González, “Fast time-to-market with Via-Configurable Transistor Array regular fabric: a Delay-Locked Loop design case study”, *Proc. of Design & Technology of Integrated Systems*, IEEE Computer Society (ISBN 978-1-61284-899-0), Athens (Greece), April 6-8, 2011, pp. 1-6.
- [S.99] I. Bhagat, E. Gibert, J. Sánchez, A. González, “Eliminating Non-Productive Memory Operations in Narrow-Bitwidth Architectures”, *Proc. of the Workshop on Optimizations for DSP and Embedded Systems, in conjunction with IEEE/ACM International Symposium on Code Generation and Optimization*, Chamonix (France), April 3, 2011. Proceedings at [http://www.imec.be/odes/odes-9\\_proceedings/full\\_proceedings.pdf](http://www.imec.be/odes/odes-9_proceedings/full_proceedings.pdf).
- [S.100] A. Deb, J.M. Codina and A. González, “A Co-designed HW/SW Approach to General Purpose Program Acceleration Using a Programmable Functional Unit”, *Proc. of the 15th Workshop on Interaction between Compilers and Computer Architectures, held in conjunction with Int. Symp. on High-Performance Computer Architecture*, IEEE Computer Society (ISBN 978-0-7695-4441-0), San Antonio, TX (US), Feb. 12, 2011, pp 1-8.
- [S.101] J. Carretero, X. Vera, J. Abella, T. Ramírez, M. Monchiero, A. González, “Hardware/Software-Based Diagnosis of Load-Store Queues Using Expandable Activity Logs”, *Proc. of the 17th IEEE International Symposium on High Performance Computer Architecture*, IEEE Computer Society (ISBN 978-1-4244-9433-0), San Antonio, TX (USA), Febr. 12-16, 2011, pp. 321-332.
- [S.102] R. Ranjan, F. Latorre, P. Marcuello, A. González, “Fg-STP: Fine-Grain Single Thread Partitioning on Multicores”, *Proc. of the 17th IEEE International Symposium on High Performance Computer Architecture*, IEEE Computer Society (ISBN 978-1-4244-9433-0), San Antonio, TX (USA), Febr. 12-16, 2011, pp. 15-24.

- [S.103] A. González, “Moore’s Law Implications on Energy Reduction”, *Proc. of the 6th Int. Conf. on High-Performance and Embedded Architecture and Compilers*, ACM (ISBN 978-1-4503-0241-8), Heraklion, Crete (Greece), Jan-24-26, 2011, pp. 1-2. **Keynote**.
- [S.104] S. Ganapathy, R. Canal, A. González, A. Rubio, “Cache Design under Spatio-Temporal Variability”, *Proc. of the Intel European Research and Innovation Conference*, Braunschweig (Germany), Sept. 21-22, 2010. Proceedings are not public.
- [S.105] M. Lupon, G. Magklis, A. González, “A Dynamically Adaptable Hardware Transactional Memory”, *Proc. of the IEEE/ACM Int. Symp. on Microarchitecture*, ACM (ISBN 978-1-60558-798-1), Atlanta, GA (USA), Dec. 4-8, 2010, pp. 27-38.
- [S.106] N. Foutris, M. Psarakis, D. Gizopoulos, A. Apostolakis, X. Vera, A. González, “MT-SBST: Self-Test Optimization in Multithreaded Multicore Architectures”, *Proc. of the International Test Conference*, IEEE Computer Society (ISBN 978-1-4244-7206-2), Austin, TX (USA), Oct. 31 – Nov 5, 2010, pp. 1-10.
- [S.107] M. Pons, F. Moll, J. Rubio, J. Abella, X. Vera, A. González, “VCTA: A Via-Configurable Transistor Array Regular Fabric”, *Proc. of the 18th IEEE/IFIP VLSI System on Chip Conference*, IEEE Computer Society (ISBN 978-1-4244-6469-2), Madrid (Spain), September 27-29, 2010, pp. 335-340.
- [S.108] S. Ganapathy, R. Canal, A. González, A. Rubio, “MODEST: A Model for Energy Estimation under Spatio-Temporal Variability”, *Proc. of the 16th International Symposium on Low Power Electronics and Design 2010*, IEEE Computer Society (ISBN 978-1-4244-8588-8), Austin, TX (USA), August 18-20, 2010, pp. 129-134.
- [S.109] J. Carretero, X. Vera and A. González, “Microarchitectural Buffer-Based MOB Post-Si Validation”, *Proc. of the Intel Design and Test Technology Conference*, Portland, OR (USA), July 26-28, 2010. Proceedings are not public.
- [S.110] J. Lira, C. Molina and A. González, “The Auction: Optimizing Banks Usage in Non-Uniform Cache Architectures”, *Proc. of the 24th Int. Conference on Supercomputing*, ACM (ISBN 978-1-4503-0018-6), Tsukuba (Japan), June 1-4, 2010, pp. 37-48.
- [S.111] I. Bhagat, E. Gibert, J. Sánchez, A. González, "Global Productiveness Propagation: A Code Optimization Technique to Speculatively Prune Useless Narrow Computations", *Proc. of the 8th Workshop on Optimizations for DSP and Embedded Systems, held in conjunction with IEEE/ACM Int. Symposium on Code Generation and Optimization*, Toronto (Canada), April 25, 2010. [http://www.imec.be/odes/odes-8\\_proceedings.pdf](http://www.imec.be/odes/odes-8_proceedings.pdf).
- [S.112] S. Ganapathy, R. Canal, A. González, A. Rubio, “Circuit Propagation Delay Estimation Through Multivariate Regression-Based Modeling Under Spatio-Temporal Variability”, *Proc. of Design, Automation and Test in Europe*, IEEE Computer Society (ISBN 978-1-4244-7054-9), Dresden (Germany), March 8-12, 2010, pp. 417-422.
- [S.113] J. Abella, P. Chaparro, X. Vera, J. Carretero and A. González, “High-Performance Low-Vcc In-Order Core”, *Proc. of the 16th IEEE International Symposium on High-Performance Computer Architecture*, IEEE Computer Society (ISBN 978-1-4244-5657-4), Bangalore (India), January 9-14, 2010, pp. 1-11.
- [S.114] R. Ranjan, P. Marcuello, F. Latorre, A. González, “P-Slice Based Efficient Speculative Multithreading”, *Proc. of the International Conference on High Performance Computing*, Kochi (India), Dec. 16-19, 2009, pp. 119-128.
- [S.115] J. Abella, J. Carretero, P. Chaparro, X. Vera and A. González, “Low Vccmin Fault-Tolerant Cache with Highly Predictable Performance”, *Proc. of the IEEE/ACM Int. Symp. on Microarchitecture*, ACM (ISBN 978-1-60558-798-1), New York (USA), Dec. 12-16 2009, pp. 111-121.
- [S.116] J. Lira, C. Molina and A. González, “LRU-PEA: A Smart Replacement Policy for Non-Uniform Cache Architectures on Chip Multiprocessors”, *Proc. of the IEEE Int. Conf. on Computer Design*, IEEE Computer Society (ISBN 978-1-4244-5028-2, ISSN 1063-6404), Lake Tahoe, CA (USA), October 4-7, 2009, pp. 275-281.
- [S.117] M. Monchiero, R. Canal and A. González, “Using Coherence Information and Decay Techniques to Optimize L2 Cache Leakage in CMPs”, *Proc. of the 38th International Conference on Parallel Processing*, IEEE Computer Society (ISBN 978-0-7695-3802-0), Vienna (Austria), September 22-25, 2009. pp. 1-8.
- [S.118] J. Lira, C. Molina and A. González, “Performance Analysis of Non-Uniform Cache Architecture Policies for Chip-Multiprocessors Using the Parsec v2.0 Benchmark Suite”, *Proc. of the Jornadas de Paralelismo 2009*, (ISBN 84-9749-346-8), A Coruña (Spain), September 16-18, 2009, pp. 241-246.

- [S.119] M. Lupon, G. Magklis and A. González, “FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery”, *Proc. of the 8th International Conference on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISBN 978-0-7695-3771-9), Raleigh, NC (USA), September 12-16, 2009, pp. 293-302.
- [S.120] C. Madriles, P. López, J. M. Codina, E. Gibert, F. Latorre, A. Martínez, R. Martínez and A. González, “Anaphase: A Fine-Grain Thread Decomposition Scheme for Speculative Multithreading”, *Proc. of the 8th International Conference on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISBN 978-0-7695-3771-9), Raleigh, NC (USA), September 12-16, 2009, pp. 15-28.
- [S.121] J. Lira, C. Molina and A. González, “Last Bank: Dealing with Address Reuse in Non-Uniform Cache Architecture for CMPs”, *Proc. of the 15th International Euro-Par Conference on Parallel Computing, Lecture Notes in Computer Science*, Springer-Verlag (ISBN 978-3-642-03868-6, ISSN 0302-9743), Delft (The Netherlands), August 25-28, 2009, pp. 297-308.
- [S.122] C. Madriles, F. Latorre, J. M. Codina, E. Gibert, P. López, A. Martínez, R. Martínez and A. González, “Mitosis: Boosting Single-thread Performance through Fine-grain Multi-Threading”, *Proc. of the Intel Design and Test Technology Conference*, Portland, OR (USA), August 10-12, 2009. Proceedings are not public.
- [S.123] X. Vera, J. Abella, J. Carretero, P. Chaparro and A. González, “Online Error Detection and Correction of Erratic Bits in Register Files”, *Proc. of the 15th IEEE International On-Line Testing Symposium*, IEEE Computer Society (ISBN 978-1-4244-4595-0), Sesimbra-Lisbon (Portugal), June 24-26, 2009. pp. 81-86.
- [S.124] C. Madriles, P. López, J.M. Codina, E. Gibert, F. Latorre, A. Martínez, R. Martínez and A. González, “Boosting Single-Thread Performance in Multi-Core Systems Through Fine-Grain Multi-Threading”, *Proc. of the 36th International Symposium on Computer Architecture*, ACM (ISBN 978-1-60558-526-0), Austin, TX (USA), June 20-24, 2009, pp. 474-483.
- [S.125] J. Carretero, P. Chaparro, X. Vera, J. Abella and A. González, “End-to-End Register Data-Flow Continuous Self-Test”, *Proc. of the 36th International Symposium on Computer Architecture*, ACM (ISBN 978-1-60558-526-0), Austin, TX (USA), June 20-24, 2009, pp. 105-115.
- [S.126] J. Carretero, X. Vera, J. Abella, P. Chaparro and A. González, “A low-overhead technique to protect the issue control logic against soft errors”, *Proc. of the 2009 IEEE Workshop on Silicon Errors in Logic-System Effects*, Stanford University, Stanford, CA (USA), March 24-25, 2009.
- [S.127] J. Lira, C. Molina and A. González, “Analysis of Non-Uniform Cache Architecture Policies for Chip-Multiprocessors Using the Parsec Benchmark Suite”, *Proc. of the Workshop on Managed Many-Core Systems, held in conjunction with the 14th Int. Conference on Architectural Support for Programming Language and Operating Systems*, <http://www.cercs.gatech.edu/mmcs09/program.htm>, Washington DC (USA), March 20, 2009.
- [S.128] A. González, “Key Microarchitectural Innovations for Future Microprocessors”, *Proc. of the 22nd Int. Conf. on Architecture of Computing Systems*, Springer-Verlag (ISBN 978-3-642-00453-7), Delft (The Netherlands), March 10-13, 2009, pp. 2. **Keynote.**
- [S.129] M. Lupon, G. Magklis and A. González, “Version Management Alternatives for Hardware Transactional Memory”, *Proc. of the MEDEA Workshop - MEMory performance: DEaling with Applications, systems and architecture*, held in conjunction with PACT 2008 Conference, ACM (ISBN 978-1-60558-243-6), Toronto (Canada), October 25-29, 2008, pp. 69-76.
- [S.130] Q. Cai, J. González, R. Rakvic, G. Magklis, P. Chaparro and A. González, “Meeting Points: Using Thread Criticality to Adapt Multicore Hardware to Parallel Regions”, *Proc. of the 17th International Conference on Parallel Architectures and Compilation Techniques*, ACM (ISBN 978-1-60558-282-5), Toronto (Canada), October 25-29, 2008, pp. 240-249.
- [S.131] J. Carretero, X. Vera, J. Abella, P. Chaparro, A. González, “A Low-Overhead Technique to Protect the Issue Control Logic Against Soft Errors”, *Proc. of the XIX Jornadas de Paralelismo*, Publicacions de la Universitat Jaume I (ISBN 978-84-8021-676-0), Castellón (Spain), September 17-19, 2008, pp. 241-246.
- [S.132] J. González, Q. Cai, P. Chaparro, G. Magklis, R. Rakvic and A. González, “Thread Fusion”, *Proc. of the International Symposium on Low Power Electronics and Design*, ACM (ISBN 978-1-60558-109-5), Bangalore (India), August 11-13, 2008, pp. 363-368.
- [S.133] J. Abella, P. Chaparro, X. Vera, J. Carretero and A. González, “On-Line Failure Detection and Confinement in Caches”, *Proc. of the 14th IEEE International On-Line Testing Symposium*, IEEE Computer Society (ISBN 978-0-7695-3264-6), Rhodes (Greece), July 7-9, 2008, pp. 3-9.

- [S.134] F. Latorre, J. González and A. González, “Efficient Resource Assignment Schemes for Clustered Multithreaded Processors”, *Proc. of the 22nd IEEE International Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 978-1-4244-1694-3, ISSN 1530-2075), Miami, FL (USA), April 14-18, 2008.
- [S.135] Q. Cai, J.M. Codina, J. González and A. González, “A Software-Hardware Hybrid Steering Mechanism for Clustered Microarchitectures”, *Proc. of the 22nd IEEE International Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 978-1-4244-1694-3, ISSN 1530-2075), Miami, FL (USA), April 14-18, 2008.
- [S.136] J. Abella, X. Vera and A. González, “Penelope: The NBTI-Aware Processor”, *Proc. of the 40th Annual IEEE/ACM International Symposium on Microarchitecture*, IEEE Society (ISBN 0-7695-3047-8), Chicago, IL (USA), December 1-5, 2007, pp. 85-96.
- [S.137] M. Pons, F. Moll, A. Rubio, J. Abella, X. Vera and A. González, “Via-Configurable Transistor Array: A Regular Design Technique to Improve ICs Yield”, *Proc. of the 2nd IEEE International Workshop on Design for Manufacturability and Yield 2007, held in conjunction with the IEEE International Test Conference*, Santa Clara, CA (USA), October 25-26, 2007.
- [S.138] F. Latorre, G. Magklis, J. González, P. Chaparro and A. González, “Building a Large Instruction Window Through ROB Compression”, *Proc. of the MEDEA Workshop on MEMory performance: DEaling with Applications, systems and architecture, held in conjunction with PACT 2007 Conference*, ACM Press, Brasov (Romania), September 15-19, 2007, pp. 49-56.
- [S.139] E. Quiñones, J.M. Parcerisa, A. González, “Early Register Release for Out-of-Order Processors with Register Windows”, *Proc. of the 16th International Conference on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISBN 0-7695-2944-5), Brasov (Romania), September 15-19, 2007, pp. 225-234.
- [S.140] J. Abella, X. Vera, O. Unsal, O. Ergin, A. González, “Fuse: A Technique to Anticipate Failures due to Degradation in ALUs”, *Proc. of the 13th IEEE International On-Line Testing Symposium*, IEEE Computer Society (ISBN 0-7695-2918-6), Heraklion, Crete (Greece), July 8-11, 2007, pp. 15-22.
- [S.141] J. Abella, X. Vera, O. Unsal, A. González, “NBTI-Resilient Memory Cells with NAND Gates for Highly-Ported Structures”, *Proc. of the Workshop on Dependable and Secure Nanocomputing, held in conjunction with the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks*, University of Edinburg Printing Services, Edinburg (UK), June 25-28, 2007, pp. 254-259.
- [S.142] X. Vera, J. Abella, A. González and R. Ronen, “Reducing Soft Error Vulnerability of Data Caches”, *Proc. of the Third Workshop on Silicon Errors in Logic - System Effects*, University of Texas, Austin, TX (USA), April 3-4, 2007.
- [S.143] A. Aletà, J.M. Codina, A. González and D. Kaeli, “Heterogeneous Clustered VLIW Microarchitectures”, *Proc. of the 2007 International Symposium on Code Generation and Optimization*, IEEE Computer Society (ISBN 0-7695-2764-7), San Jose, CA (USA), March 11-14, 2007, pp. 354-366.
- [S.144] J.M. Codina, J. Sánchez and A. González, “Virtual Cluster Scheduling Through the Scheduling Graph”, *Proc. of the 2007 International Symposium on Code Generation and Optimization*, IEEE Computer Society (ISBN 0-7695-2764-7), San Jose, CA (USA), March 11-14, 2007, pp. 89-101.
- [S.145] T. Jones, M. O’Boyle, J. Abella, A. González and O. Ergin, “Designing Efficient Processors Using Compiler-Directed Optimisations”, *Proc. of the 11th Ann. Workshop on the Interaction between Compilers and Computer Architecture, held in conjunction with 13th Int. Symposium on High-Performance Computer Architecture*, [http://www.cs.pitt.edu/~childers/interact11\\_proc.pdf](http://www.cs.pitt.edu/~childers/interact11_proc.pdf), Phoenix, AZ (USA), February 11, 2007, pp. 50-57
- [S.146] E. Quiñones, J.M. Parcerisa and A. González, “Improving Branch Prediction and Predicated Execution in Out-Of-Order Processors”, *Proc. of the 13th International Symposium on High-Performance Computer Architecture*, IEEE Computer Society (ISBN 1-4244-0804-0), Phoenix, AZ (USA), February 10-14, 2007, pp 75-84.
- [S.147] G. Magklis, P. Chaparro, J. González and A. González, “Independent Front-end and Back-end Dynamic Voltage Scaling for a GALS Microarchitecture”, *Proc. of the International Symposium on Low Power Electronics and Design*, ACM (ISBN 1-59593-462-6), Tegernsee (Germany), October 4-6, 2006, pp. 49-54.
- [S.148] E. Quiñones, J.M. Parcerisa and A. González, “Selective Predicate Prediction for Out-Of-Order Processors”, *Proc. of the 20th ACM International Conference on Supercomputing*, ACM (ISBN 1-59593-282-8), Cairns (Australia), June 18-July 1, 2006, pp. 46-54.

- [S.149] M. Monchiero, R. Canal and A. González, “Design Space Exploration for Multicore Architectures: A Power/Performance/Thermal View”, *Proc. of the 20th ACM International Conference on Supercomputing*, ACM (ISBN 1-59593-282-8), Cairns (Australia), June 18-July 1, 2006, pp. 177-186.
- [S.150] J. Abella and A. González, “Heterogeneous Way-Size Cache”, *Proc. of the 20th ACM International Conference on Supercomputing*, ACM (ISBN 1-59593-282-8), Cairns (Australia), June 18-July 1, 2006, pp. 239-248.
- [S.151] X. Vera, O. Unsal and A. González, “X-Pipe: An Adaptive Resilient Microarchitecture for Parameter Variations”, *Proc. of the Workshop on Architectural Support on Gigascale Integration (ASGI’06), held in conjunction with ISCA*, Boston, MA (USA), June 17, 2006.
- [S.152] J. González, P. Chaparro, G. Magklis and A. González, “Using MCD-DVS for dynamic thermal management performance improvement”, *Proc. of the ITherm 2006*, IEEE Computer Society (ISBN 0-7803-9524-7, ISSN 1087-9870), San Diego, CA (USA), May 30-June 2, 2006, pp. 140-146.
- [S.153] O. Unsal, O. Ergin, X. Vera and A. González, “Empowering a Helper Cluster through Data-Width Aware Instruction Selection Policies”, *Proc. of the 20th International Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 1-4244-0054-6), Ixiá, Rodhes (Greece), April 25-29, 2006, paper 113, 10 pages.
- [S.154] J. Abella and A. González, “SAMIE-LQS: Set-Associative Multiple-Instruction Entry Load/Store Queue”, *Proc. of the 20th International Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 1-4244-0054-6), Ixiá, Rodhes (Greece), April 25-29, 2006, paper 52, 10 pages.
- [S.155] X. Vera, J. Abella, O. Unsal, A. González, O. Ergin, “Checker Backend for Soft and Timing Error Detection and Recovery”, *Proc. of the Second Annual Workshop on System Effects of Logic Soft Errors*, Urbana-Champaign, IL (USA), April 11-12th, 2006.
- [S.156] E. Gibert, J. Abella, J. Sánchez, X. Vera and A. González, “A Heterogeneous Multi-Module Data Cache for VLIW Processors”, *Proc. of the Explicitly Parallel Instruction Computing*, held in conjunction with the International Symposium on Code Generation and Optimization, Manhattan, NY (USA), March 26, 2006.
- [S.157] C. García Quiñones, C. Madriles, J. Sánchez, P. Marcuello and A. González, “MITOSIS: Speculative Parallelization based on Pre-Computation Slices”, *Proc. of the 12th International Workshop on Compilers for Parallel Computers*, University of A Coruña (ISBN 54-609-8459-1), A Coruña (Spain), January 9-11, 2006, pp. 341-355.
- [S.158] S. Bieschewski, J.M. Parcerisa and A. González, “Memory Bank Predictors”, *Proc. of the IEEE International Conference of Computer Design*, IEEE Computer Society (ISBN 0-7695-2451-6), San Jose, CA (USA), October 2-5, 2005, pp. 666-670.
- [S.159] E. Gibert, J. Abella, J. Sanchez, X. Vera and A. González, “Variable-Based Multi-Module Data Caches for Clustered VLIW Processors”, *Proc. of the 14th International Conference on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISBN 0-7695-2429-X, ISSN 1089-795X), Sant Louis, Missouri (USA), Sept 17-21, 2005, pp. 207-217.
- [S.160] T. M. Jones, M.F.P. O’Boyle, J. Abella, A. González and O. Ergin, “Compiler Directed Early Register Release”, *Proc. of the 14th International Conference on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISBN 0-7695-2429-X, ISSN 1089-795X), Sant Louis, Missouri (USA), Sept 17-21, 2005, pp. 110-119.
- [S.161] C. Madriles, C. García Quiñones, J. Sánchez, P. Marcuello and A. González, “The Mitosis Speculative Multithreaded Architecture”, *Proc. of Parallel Computing 2005*, John von Neumann Institute for Computing (NIC) (ISBN 3-00-017352-8), Department of Computer University, Málaga (Spain), Sept. 13-16, 2005, pp. 27-38.
- [S.162] C. Molina, J. Tubella and A. González, “Reducing Misspeculation Penalties in Trace-Level Speculative Multithreaded Architectures”, *Proc. of the 6th International Symposium on High Performance Computing, Lecture Notes in Computer Science*, Springer-Verlag Heidelberg (ISSN 0302-9743, ISBN 978-3-540-77703), Higashikasugano, Nara city (Japan), September 7-9, 2005, vol 4759, pp. 43-45.
- [S.163] R. Canal, A. González, James E. Smith, “Value Compression for Efficient Computation”, *Proc. of the International Conference on Parallel and Distributed Computing, Lecture Notes in Computer Science*, Springer-Verlag (ISSN 0302-9743), Lisbon (Portugal), August 30th, September 2nd, 2005, pp. 519-529.
- [S.164] A. Aletà, J. M. Codina, A. González and D. Kaeli, “Demystifying on-the-fly spill code”, *Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation*, ACM (ISBN 1-59593-056-6), Chicago, Illinois (USA), June 12-15, 2005, pp. 180-189.

- [S.165] C. García Quiñones, C. Madriles, J. Sánchez, P. Marcuello, A. González and D. Tullsen, “Mitosis Compiler: An Infrastructure for Speculative Threading using Pre-Computation”, *Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation*, ACM (ISBN 1-59593-056-6), Chicago, Illinois (USA), June 12-15, 2005, pp. 269-279.
- [S.166] A. Pajuelo, A. González and M. Valero, “Control-Flow Independence Reuse Via Dynamic Vectorization”, *Proc. of the 19th International Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 0-7695-2312-9), Denver, CO (USA), April 4-8, 2005, p. 21.
- [S.167] J. Abella, A. González, “Inherently Workload-Balanced Clustered Microarchitecture”, *Proc. of the 19th International Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 0-7695-2312-9), Denver, CO (USA), April 4-8, 2005, p. 20.
- [S.168] C. Molina, J. Tubella and A. González, “Compiler Analysis for Trace-Level Speculative Multithreaded Architectures”, *Proc. of the 9th Annual Workshop on Interaction between Compilers and Computer Architectures, held in conjunction with the 11th Symp. on High Performance Computer Architecture*, IEEE Computer Society (ISBN 0-7695-2321-8, ISSN 1550-6207), San Francisco, CA (USA), Feb. 12-16, 2005, pp. 2-10.
- [S.169] T. Jones, M. O’Boyle, J. Abella and A. González, “Software Directed Issue Queue Power Reduction”, *Proc. of the 11th Int. Symp. on High Performance Computer Architecture*, IEEE Computer Society (ISBN 0-7695-2275-0, ISSN 1530-0897), San Francisco, CA (USA), Feb. 12-16, 2005 pp.144-153.
- [S.170] P. Chaparro, G. Magklis, J. González and A. González, “Distributing the Frontend for Temperature Reduction”, *Proc. of the 11th Int. Symp. on High Performance Computer Architecture*, IEEE Computer Society (ISBN 0-7695-2275-0, ISSN 1530-0897), San Francisco, CA (USA), Feb. 12-16, 2005, pp. 61-70.
- [S.171] P. Chaparro, J. González and A. González, “Thermal-Aware Clustered Microarchitectures”, *Proc. of the IEEE International Conference on Computer Design*, IEEE Computer Society (ISBN 0-7695-2231-9; ISSN 1063-6404), San Jose, CA (USA), October 11 - 13, 2004, pp. 48-53. Best Paper Award
- [S.172] G. Magklis, J. González and A. González, “Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay”, *Proc. of the IEEE International Conference on Computer Design*, IEEE Computer Society (ISBN 0-7695-2231-9; ISSN 1063-6404), San Jose, CA (USA), October 11 - 13, 2004, pp. 250-255.
- [S.173] A. Pajuelo, A. González, M. Valero, “Aggressive Speculative Execution for Hiding Memory Latency”, *Proc. of the XV Jornadas de Paralelismo*, Servicio de Publicaciones de la Universidad de Almería (ISBN 84-8240-714-7), Almería (Spain), September, 15, 2004, pp. 196-201.
- [S.174] F. Latorre, J. González and A. González, “Back-end Assignment Schemes for Clustered Multithreaded Processors”, *Proc. of the 2004 International Conference on Supercomputing*, ACM Press (ISBN 1-58113-839-3, Saint Malo (France), June 26-July 1, 2004, pp 316-325.
- [S.175] P. Chaparro and A. González, “Thermal-Effective Clustered Microarchitectures”, *Proc. of the 1st Workshop on Temperature Aware Computer Systems, held in conjunction with the International Symposium on Computer Architecture*, Munich (Germany), June 20, 2004.
- [S.176] F. Latorre, J. González and A. González, “Cache Organizations for Clustered Microarchitectures”, *Proc. of the 3rd. Workshop on Memory Performance Issues, held in conjunction with the International Symposium on Computer Architecture*, ACM Press (ISBN 1-59593-040-X), Munich (Germany), June 20, 2004.
- [S.177] R. Canal, A. González and J.E. Smith, “Software-Controlled Operand-Gating”, *Proc. of the Int. Symp. on Code Generation and Optimization*, IEEE Computer Society (ISBN 0-7695-2102-9), San Francisco, CA (USA), March 20-24, 2004, pp. 193-203.
- [S.178] J. Abella and A. González, “Low-Complexity Distributed Issue Queue”, *Proc. of the 10th Int. Symp. on High Performance Computer Architecture*, IEEE Computer Society (ISSN 1530-0897 ISBN 0-7695-2053-7), Madrid (Spain), Feb. 14-18, 2004, pp. 73-82.
- [S.179] E. Gibert, J. Sánchez and A. González, “Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors”, *Proc. of the 36th. IEEE/ACM Int. Symp. on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451 ISBN 0-7695-2043-X), San Diego, CA (USA), Dec. 3-5, 2003, pp. 315-325.
- [S.180] A. Aletà, J.M. Codina, A. González and D. Kaeli, “Instruction Replication for Clustered Microarchitectures”, *Proc. of the 36th. IEEE/ACM Int. Symp. on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451 ISBN 0-7695-2043-X), San Diego, CA (USA), Dec. 3-5, 2003, pp. 326-335.

- [S.181] J. Abella and A. González, “Power-Aware Adaptive Issue Queue and Register File”, *Proc. of the Int. Conf. on High Performance Computing*, Springer-Verlag (ISBN 3-540-20626-4), Hyderabad (India), Dec. 17-20, 2003, pp. 34-43.
- [S.182] J. González and A. González, “Dynamic Cluster Resizing”, *Proc. of the 21st IEEE Int. Conf. on Computer Design*, IEEE Computer Society (ISSN 1063-6404), San Jose, CA (USA), Oct. 13-15, 2003, pp. 375-378.
- [S.183] J. Abella and A. González, “On Reducing Register Pressure and Energy in Multiple-Banked Register Files”, *Proc. of the 21st IEEE Int. Conf. on Computer Design*, IEEE Computer Society (ISSN 1063-6404), San Jose, CA (USA), Oct. 13-15, 2003, pp. 14-20.
- [S.184] J. Abella and A. González, “Power Efficient Data Cache Designs”, *Proc. of the 21st IEEE Int. Conf. on Computer Design*, IEEE Computer Society (ISSN 1063-6404), San Jose, CA (USA), Oct. 13-15, 2003, pp. 8-13.
- [S.185] X. Vera, J. Abella, A. González and J. Llosa, “Optimizing Program Locality Through CMEs and GAs”, *Proc. of the 12th Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISSN 1089-795X), New Orleans, LA (USA), Sept. 27-Oct. 1, 2003, pp. 68-78.
- [S.186] C. Aliagas, C. Molina, M. García, J. Tubella and A. González, “Value Compression to Reduce Power in Data Cache”, *Proc. of the International Conference on Parallel and Distributed Computing*, Springer-Verlag (ISBN 3-540-40788-X), Klagenfurt (Austria), August 26-29, 2003, pp. 616-622.
- [S.187] C. Molina, C. Aliagas, M. García, A. González and J. Tubella, “Non Redundant Data Cache”, *Proc. of the Int. Symposium on Low Power Electronics and Design*, ACM Press (ISBN 1-58113-682-X), Seoul (Korea), August 25-27, 2003, pp. 274-277.
- [S.188] T. Aamodt, P. Marcuello, P. Chow, A. González, P. Hammarlund and H. Wang, “Modeling and Optimization of Prescient Instruction Prefetch”, *Proc. of ACM SIGMETRICS Int. Conf. on Measurement and Modeling of Computer Systems*, ACM Press (ISBN 1-58113-664-1), San Diego, CA (USA), June 11-14 2003, pp. 13-24.
- [S.189] E. Gibert, J. Sánchez and A. González, “Local Scheduling Techniques for Memory Coherence in a Clustered Processor with a Distributed Data Cache”, *Proc. of the Int. Symp. on Code Generation and Optimization*, IEEE Computer Society (ISBN 0-7695-1913-X), San Francisco, CA (USA), March 23-26, 2003, pp. 193-203.
- [S.190] J.L. Aragón, J. González and A. González, “Power-Aware Control Speculation Through Selective Throttling”, *Proc. of the 9th Int. Symp. on High Performance Computer Architecture*, IEEE Computer Society (ISSN 1530-0897, ISBN 0-7695-1871-0), Anaheim, CA (USA), Feb. 8-12, 2003, pp. 103-112.
- [S.191] E. Gibert, J. Sánchez and A. González, “Compilation Techniques for an Interleaved Cache Clustered VLIW Processor”, *Proc. of the Workshop on Compilers for Parallel Computers*, Amsterdam (The Netherlands), Jan. 8-10, 2003, pp. 91-100.
- [S.192] E. Gibert, J. Sánchez and A. González, “Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor”, *Proc. of the 35th. IEEE/ACM Int. Symp. on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451, ISBN 0-7695-1859-1), Istanbul (Turkey), Nov. 18-22, 2002, pp. 123-133.
- [S.193] J.M. Parcerisa, J. Sahuquillo, A. González and J. Duato, “Efficient Interconnects for Clustered Microarchitectures”, *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISSN 1089-795X, ISBN 0-7695-1620-3), Charlottesville, Virginia (USA), Sept. 22-25, 2002, pp. 2291-3000.
- [S.194] A. Aletà, J.M. Codina, J. Sánchez, A. González and D. Kaeli, “Exploiting Pseudo-Schedules to Guide Data Dependence Graph Partitioning”, *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISSN 1089-795X, ISBN 0-7695-1620-3), Charlottesville, VA (USA), Sept. 22-25, 2002, pp. 281-290.
- [S.195] C. Molina, A. González and J. Tubella, “Trace-Level Speculative Multithreaded Architecture”, *Proc. of the IEEE Int. Conf. on Computer Design*, IEEE Computer Society (ISSN 1063- 6404, ISBN 0-7695-1700-5), Freiburg (Germany), Sept. 16-18, 2002, pp. 402-407.
- [S.196] J. Abella, A. González, J. Llosa and X. Vera, “Near-Optimal Loop Tiling by means of Cache Miss Equations and Genetic Algorithms”, *Proc. of the XIII Jornadas de Paralelismo* (ISBN 84-8409-159-7), Lleida (Spain), Sept. 9-11, 2002, pp. 293-298.
- [S.197] A. Pajuelo, A. González and M. Valero, “Vectorización Dinámica Especulativa”, *Proc. of the XIII Jornadas de Paralelismo* (ISBN 84-8409-159-7), Lleida (Spain), Sept. 9-11, 2002, pp. 287-292.



- [S.198] T. Monreal, V. Viñals, A. González and M. Valero, “Hardware Schemes for Early Register Release”, *Proc. of the Int. Conf. on Parallel Processing (ICPP)*, IEEE Computer Society (ISSN 0190-3918, ISBN 0-7695-1677-7), Vancouver (Canada), August 18-21, 2002, pp. 5-13. Best Student Paper Award.
- [S.199] J. Abella, A. González, A. González and J. Smith, “Near-Optimal Loop Tiling by Means of Cache Miss Equations and Generic Algorithms”, *Proc. of the Workshop on Compile/Runtime Techniques for Parallel Computing, held in conjunction with the Int. Conf. on Parallel Processing*, IEEE Computer Society (ISSN 1530-2016, ISBN 0-7695-1680-7), Vancouver (Canada), Aug. 18-21, 2002, pp. 568-577.
- [S.200] X. Vera, J. Llosa and A. González, “Near-Optimal Padding for Removing Conflict Misses”, *Proc. of the 15th Workshop on Language and Compilers for Parallel Computing*, Maryland (USA), July 25-27, 2002.
- [S.201] J.L. Aragón, J. González, A. González and J. Smith, “Dual Path Instruction Processing”, *Proc. of the Int. Conf. on Supercomputing*, ACM Press (ISBN 1-58113-483-5), New York (USA), June 22-26, 2002, pp. 220-229.
- [S.202] E. Gibert, J. Sánchez and A. González, “An Interleaved Cache Clustered VLIW Processor”, *Proc. of the Int. Conf. on Supercomputing*, ACM Press (ISBN 1-58113-483-5), New York (USA), June 22-26, 2002, pp. 210-219.
- [S.203] J.M. Codina, J. Llosa and A. González, “A Comparative Study of Modulo Scheduling Techniques”, *Proc. of the Int. Conf. on Supercomputing*, ACM Press (ISBN 1-58113-483-5), New York (USA), June 22-26, 2002, pp. 97-106.
- [S.204] A. Aletà, J.M. Codina, J. Sánchez, A. González and D. Kaeli, “Register Pressure-Based Modulo Scheduling for Clustered VLIW Architectures”, *Proc. of the X Jornadas de Concurrencia* (ISBN 84-88-502-98-2), Jaca (Spain), June 12-14, 2002, pp. 29-42.
- [S.205] A. Pajuelo, A. González and M. Valero, “Speculative Dynamic Vectorization”, *Proc. of the Int. Symp. on Computer Architecture*, IEEE Computer Society (ISSN 1063-6897, ISBN 0-7695-1605-X), Anchorage, Alaska, May 25-29, 2002, pp. 271-280.
- [S.206] P. Marcuello and A. González, “Thread-Spawning Schemes for Speculative Multithreading”, *Proc. of the 8th Int. Symp. on High-Performance Computer Architecture*, IEEE Computer Society (ISSN 1530-0897, ISBN 0-7695-1525-8), Cambridge, MA (USA), Feb. 2-6, 2002, pp. 55-64.
- [S.207] J.L. Aragón, J. González, J.M. García and A. González, “Confidence Estimation for Branch Prediction Reversal”, *Proc. of the International Conference on High-Performance Computing*, Springer-Verlag (ISBN 3-540-43009-1), Hyderabad (India), Dec. 17-20, 2001, pp. 214-223.
- [S.208] A. Aletà, J.M. Codina, J. Sánchez and A. González, “Graph-Partitioning Based Instruction Scheduling for Clustered Processors”, *Proc. of the 34th Annual International Symposium on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451, ISBN 0-7695-1369-7), Austin, TX (USA), Dec. 1-5, 2001, pp. 150-159.
- [S.209] J. L. Aragón, J. González, J.M. García and A. González, “Selective Branch Prediction Reversal by Correlating with Data Values and Control Flow”, *Proc. of the IEEE Int. Conference on Computer Design*, IEEE Computer Society (ISSN 1063-6404, ISBN 0-7695-1200-3), Austin, TX (USA), September 23-26, 2001, pp. 228-233.
- [S.210] J.M. Codina, J. Sánchez and A. González, “A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors”, *Proc. of Int. Conference on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISSN 1089-795X, ISBN 0-7695-1363-8), Barcelona (Spain), September 8-12, 2001, pp. 175-184.
- [S.211] R. Canal and A. González, “Reducing the Complexity of the Issue Logic”, *Proc. of the 15th Int. Conference on Supercomputing*, ACM Press (ISBN 1-58113-410-X), Sorrento (Italy), June 16-21, 2001, pp. 312-320.
- [S.212] D. Folegnani and A. González, “Energy-Effective Issue Logic”, *Proc. of the 28th Int. Symposium on Computer Architecture*, IEEE Computer Society (ISSN 1063-6897, ISBN 0-7695-1162-7), Göteborg (Sweden), June 30 - July 4, 2001, pp. 230-239.
- [S.213] J.M. Codina, J. Sánchez and A. González, “URACAM: A Unified Register Allocation, Cluster Assignment and Modulo Scheduling Approach”, *Proc. of the 9th Int. Workshop on Compilers for Parallel Computers*, Edinburgh (UK), June 27-29, 2001, pp. 23-33.
- [S.214] J. M. Parcerisa and A. González, “Reducing Wire Delay Penalty through Value Prediction”, *Proc. of the 33rd Annual International Symposium on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451, ISBN 0-7695-0924-X), Monterey, CA (USA), Dec. 10-13, 2000, pp. 317-326.

- [S.215] J. Sánchez and A. González, “Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture”, *Proc. of the 33rd Annual International Symposium on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451, ISBN 0-7695-0924-X), Monterey, CA (USA), Dec. 10-13, 2000, pp. 124-133.
- [S.216] R. Canal, A. González and J. Smith, “Very Low Power Pipelines Using Significance Compression”, *Proc. of the 33rd Annual International Symposium on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451, ISBN 0-7695-0924-X), Monterey, CA (USA), Dec. 10-13, 2000, pp. 181-190.
- [S.217] P. Marcuello, J. Tubella and A. González, “Speculative Multi-Threaded Architectures”, *Proc. of the 1st Advanced Computing Workshop*, Autrans (France), Dec. 12-13, 2000, p. 9.
- [S.218] E. Gibert, J. Sánchez, J.M. Codina and A. González, “Memory and Clustered Sensitive Modulo Scheduling”, *Proc. of the 1st Advanced Computing Workshop*, Autrans (France), Dec. 12-13, 2000, p. 8.
- [S.219] J. Sánchez and A. González, “Instruction Scheduling for Clustered VLIW Architectures”, *Proc. of the 13th Int. Symposium on System Synthesis*, IEEE Computer Society (ISSN 1080-1820, ISBN 0-7695-0765-4), Madrid (Spain), Sept. 20-22, 2000, pp. 41-46.
- [S.220] T. Monreal, A. González, V. Viñals and M. Valero, “Liberación Anticipada de Registros”, *Proc. of the XI Jornadas de Paralelismo*, Universidad de Granada (ISBN 84-699-3003-6), Granada (Spain), Sept. 11-13, 2000, pp. 21-27.
- [S.221] L. Díaz de Cerio, M. Valero-García and A. González, “Complete Exchange Algorithms for Meshes and Tori Using a Systematic Approach”, *Proc. of the 6th Int. EURO-PAR Conference*, Springer-Verlag (ISBN 3-540-67956-1), Munich (Germany), August 29 - September 1, 2000, pp. 591-594.
- [S.222] X. Vera, J. Llosa, A. González and N. Bermudo, “A Fast and Accurate Approach to Analyze Cache Miss Behavior”, *Proc. of the 6th Int. EURO-PAR Conference*, Springer-Verlag (ISBN 3-540-67956-1), Munich (Germany), August 29 - September 1, 2000, pp. 194-198.
- [S.223] J. Abella et al., “The MHAOTEU Toolset for Memory Hierarchy Management”, *Proc. of the 16th IMACS World Congress on Scientific Computation, Applied Mathematics and Simulation*, IMACS (ISBN 3-9522075-1-9), Lausanne (Switzerland), August 21-25, 2000.
- [S.224] J. Sánchez and A. González, “The Effectiveness of Loop Unrolling for Modulo Scheduling in Clustered VLIW Architectures”, *Proc. of the 29th. Int. Conference on Parallel Processing*, IEEE Computer Society (ISSN 0190-3918, ISBN 0-7695-0768-9), Toronto (Canada), August 21-24, 2000, pp. 555-562.
- [S.225] D. Folegnani, A. González, “Reducing Power Consumption of the Issue Logic”, *Proc. of the Workshop on Complexity Effective Design, held in conjunction with the 27th. Int. Symp. on Computer Architecture*, Vancouver (Canada), June 10-14, 2000, pp. 97-103.
- [S.226] J.-L. Cruz, A. González, M. Valero and N. Topham, “Multiple-Banked Register File Architectures”, *Proc. of the 27th Int. Symposium on Computer Architecture*, IEEE Computer Society (ISSN 1063-6897, ISBN 1-58113-232-8), Vancouver (Canada), June 10-14, 2000, pp. 316-325.
- [S.227] R. Canal and A. González, “A Low-Complexity Issue Logic”, *Proc. of the 14th Int. Conf. on Supercomputing*, ACM Press (ISBN 1-58113-270-0), Santa Fe, NM (USA), May 8-11, 2000, pp. 327-335.
- [S.228] P. Marcuello and A. González, “A Quantitative Assessment of Thread-Level Speculation Techniques”, *Proc. of the Int. Parallel and Distributed Processing Symposium*, IEEE Computer Society (ISBN 0-7695-0574-0), Cancun (Mexico), May 1-5, 2000, pp. 595-601.
- [S.229] N. Bermudo, X. Vera, A. González, and J. Llosa, “An Efficient Solver for Cache Miss Equations”, *Proc. of the Int. Symp. on Performance Analysis and Systems Software*, IEEE Computer Society (ISBN 0-7803-6418-X), Austin, TX (USA), April 24-25, 2000, pp. 139-145.
- [S.230] R. Canal, J.M. Parcerisa and A. González, “Dynamic Cluster Assignment Mechanisms”, *Proc. of the 6th Int. Symp. on High-Performance Computer Architecture*, IEEE Computer Society (ISBN 0-7695-0550-3), Toulouse (France), Jan. 10-12, 2000, pp. 133-142. Best Student Paper Award.
- [S.231] N. Bermudo, X. Vera, A. González and J. Llosa, “Optimizing Cache Miss Equations Polyhedra”, *Proc. of the Workshop on Interaction Between Compilers and Architecture, held in conjunction with the 6th Int. Symp. on High Performance Computer Architecture*, Toulouse (France), Jan. 9, 2000, pp. 55-64.
- [S.232] M. García, J. González and A. González, “Data Caches for Multithreaded Processors”, *Proc. of the Workshop on Multithreaded Execution, Architecture and Compilation, held in conjunction with the 6th Int. Symp. on High Performance Computer Architecture*, Toulouse (France), Jan. 8, 2000, pp. 57-64.

- [S.233] X. Vera, J. Llosa, A. González and C. Ciuraneta, "A Fast Implementation of Cache Miss Equations", *Proc. of the 8th Int. Workshop on Compilers for Parallel Computers*, Aussois (France), Jan. 4-7, 2000, pp. 319-326.
- [S.234] P. Marcuello, A. González and J. Tubella, "Value Prediction for Speculative Multithreaded Architectures", *Proc. of the 32nd Ann. Int. Symp. on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451, ISBN 0-7695-0437-X), Haifa (Israel), Nov. 16-19, 1999, pp. 230-236.
- [S.235] T. Monreal, A. González, M. Valero, J. González and V. Viñals, "Delaying Physical Register Allocation through Virtual-Physical Registers", *Proc. of the 32nd Ann. Int. Symp. on Microarchitecture*, IEEE Computer Society (ISSN 1072-4451, ISBN 0-7695-0437-X), Haifa (Israel), Nov. 16-19, 1999, pp. 186-192.
- [S.236] R. Canal, J.M. Parcerisa and A. González, "A Cost-Effective Clustered Architecture", *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISSN 1089-795X, ISBN 0-7695-0425-6), New Port Beach (USA), Oct. 12-16, 1999, pp. 160-168.
- [S.237] J. González and A. González, "Control-Flow Speculation Through Value Prediction for Superscalar Processors", *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISSN 1089-795X, ISBN 0-7695-0425-6), New Port Beach (USA), Oct. 12-16, 1999, pp. 57-65.
- [S.238] A. González, J. Tubella and C. Molina, "Trace-Level Reuse", *Proc. of the Int. Conf. on Parallel Processing*, IEEE Computer Society (ISSN0190-3918, ISBN 0-7695-0350-0), Tokyo (Japan), Sept. 21-24, 1999, pp. 30-37.
- [S.239] P. Marcuello, J. Tubella and A. González, "The Increment Predictor for Speculative Multithreaded Processors", *Proc. of the X Jornadas de Paralelismo* (Dep. Legal MU. 1549-1999), La Manga del Mar Menor, Murcia (Spain), Sept. 13-15, 1999, pp. 113-118.
- [S.240] J.-L. Cruz, A. González, M. Valero and N. Topham, "A Register File Cache", *Proc. of the X Jornadas de Paralelismo* (Dep. Legal MU. 1549-1999), La Manga del Mar Menor, Murcia (Spain), Sept. 13-15, 1999, pp. 9-14.
- [S.241] C. Molina, J. Tubella and A. González, "Dynamic Removal of Redundant Computations", *Proc. of the International Conference on Supercomputing*, ACM Press (ISBN 1-58113-164-x), Rhodes (Greece), June 20-25, 1999, pp. 474-481.
- [S.242] J. Sánchez and A. González, "A Locality-Sensitive Multi-Module Cache with Explicit Management", *Proc. of the International Conference on Supercomputing*, ACM Press (ISBN 1-58113-164-x), Rhodes (Greece), June 20-25, 1999, pp. 51-59.
- [S.243] P. Marcuello and A. González, "Clustered Speculative Multithreaded Processors", *Proc. of the International Conference on Supercomputing*, ACM Press (ISBN 1-58113-164-x), Rhodes (Greece), June 20-25, 1999, pp. 365-372.
- [S.244] J. Sánchez and A. González, "Caching Data According to their Locality", *Proc. of the 12th Int. Conf. on Control Systems and Computer Science*, (ISBN 973-96609-5-9), Bucharest (Romania), May 26-29, 1999, pp. 139-144 (volume II).
- [S.245] C. Molina, A. González and J. Tubella, "Reducing Memory Traffic Via Redundant Store Instructions", *Proc. of the 7th Int. Conference on High Performance Computing and Networking*, Springer-Verlag (ISBN 3-540-65821-1), Amsterdam (The Netherlands), April 12-14, 1999, pp. 1246-1249.
- [S.246] P. Marcuello and A. González, "Exploiting Speculative Thread-Level Parallelism on a SMT Processor", *Proc. of the 7th Int. Conference on High Performance Computing and Networking*, Springer-Verlag (ISBN 3-540-65821-1), Amsterdam (The Netherlands), April 12-14, 1999, pp. 754-763.
- [S.247] D. Royo, M. Valero-García and Antonio González, "A New Jacobi Ordering for Multi-Port Hypercubes", *Proc. of the Workshop on Frontiers of Parallel Numerical Computations and Applications*, Kluwer Academic Publishers (ISBN 0-7923-8588-8), Annapolis, Maryland (USA), Feb. 21-22, 1999, pp. 77-88.
- [S.248] J.M. Parcerisa and A. González, "The Synergy of Multithreading and Access/Execute Decoupling", *Proc. of the 5th Int. Symp. on High-Performance Computer Architecture*, IEEE Computer Society (ISBN 0-7695-0004-8), Orlando, FL (USA), Jan. 9-13, 1999, pp. 59-63.
- [S.249] J. Sánchez and A. González, "Fast, Accurate and Flexible Data Locality Analysis", *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society (ISSN 1089-765X, ISBN 0-8186-8591-3), Paris (France), Oct. 12-18, 1998, pp. 124-129.

- [S.250] M. Valero-García, A. González, L. Díaz de Cerio and D. Royo, "Divide-and-Conquer Algorithms on Two-Dimensional Meshes", *Proc. of the 4th Int. EURO-PAR Conference*, Springer-Verlag (ISSN 0302-9743, ISBN 3-540-64592-2), Southampton (UK), September 1-4 1998, pp. 1051- 1056.
- [S.251] P. Marcuello and A. González, "Data Speculative Multithreaded Architecture", *Proc. of the 24th Euromicro Conference*, IEEE Computer Society (ISSN 1089-6503, ISBN 0-8186-8646-4), Vasteras (Sweden), August 25-27, 1998, pp. 312-324.
- [S.252] J.M. Parcerisa and A. González, "The Latency Hiding Effectiveness of Decoupled Access/Execute Processors", *Proc. of the 24th Euromicro Conference*, IEEE Computer Society (ISSN 1089-6503, ISBN 0-8186-8646-4), Vasteras (Sweden), August 25-27, 1998, pp. 293-300.
- [S.253] P. Marcuello, A. González and J. Tubella, "Speculative Multithreaded Processors", *Proc. of the ACM Int. Conf. on Supercomputing*, ACM Press (ISBN 0-89791-998-X), Melbourne (Australia), July 13-17, 1998, pp. 77-84.
- [S.254] J. González and A. González, "The Potential of Data Value Speculation to Boost ILP", *Proc. of the ACM Int. Conf. on Supercomputing*, ACM Press (ISBN 0-89791-998-x), Melbourne (Australia), July 13-17, 1998, pp. 21-28.
- [S.255] J. Sánchez and A. González, "Data Locality Analysis of the SPECfp95", *Proc. of the Digest of Workshop on Performance Analysis and its Impact on Design*, held in conjunction with the int. Symp. on Computer Architecture, Barcelona (Spain), June 27-28, 1998, pp. 70-76.
- [S.256] J. González and A. González, "Limits of Instruction Level Parallelism with Data Speculation", *Proc. of the 3rd Int. Meeting on Vector and Parallel Processing*, FEUP, Porto (Portugal), June 21- 23, 1998, pp. 585-598.
- [S.257] D. Royo, A. González and M. Valero-García, "Jacobi Orderings for Multi-Port Hypercubes", *Proc. of the 12th. Int. Parallel Processing Symposium*, IEEE Computer Society (ISSN 1063-7133, ISBN 0-8186-8403-8), Orlando, FL (USA), , March 30 – Apr. 3, 1998, pp. 88-97.
- [S.258] A. González, J. González and M. Valero, "Virtual-Physical Registers", *Proc. of the IEEE 4th. Int. Symp. on High-Performance Computer Architecture*, IEEE Computer Society Press (ISBN 0-8186-8323-6), Las Vegas, NV (USA), Jan. 31 - Feb. 4, 1998, pp. 175-184.
- [S.259] J. Tubella and A. González, "Control Speculation in Multithreaded Processors Through Dynamic Loop Detection", *Proc. of the IEEE 4th. Int. Symp. on High-Performance Computer Architecture*, IEEE Computer Society Press (ISBN 0-8186-8323-6), Las Vegas, NV (USA), Jan. 31 - Feb. 4, 1998, pp. 14-23.
- [S.260] P. Marcuello and A. González, "Control and Data Dependence Speculation in Multithreaded Processors", *Proc. of the Workshop on Multithreaded Execution, Architecture and Compilation, held in conjunction with the 4th Int. Symp. on High-Performance Computer Architecture*, Las Vegas, NV (USA), Jan. 31 - Feb. 1, 1998, pp. 73-80.
- [S.261] D. Royo, M. Valero-García and A. González, "A Jacobi-based Algorithm for Computing Symmetric Eigenvalues and Eigenvectors in a Two-dimensional Mesh", *Proc. of the Euromicro Workshop on Parallel and Distributed Processing*, IEEE Computer Society Press (ISSN 1066-6192, ISBN 0-8186-8332-5), Madrid (Spain), January 21-23, 1998, pp. 463-469.
- [S.262] F. J. Sánchez and A. González, "Software Prefetching for Software Pipelined Loops", *Proc. of the 31st Hawaii Int. Conference on Systems Sciences*, IEEE Computer Society Press (ISSN 1060-3425, ISBN 0-8186-8251-8) volume 7, Hawaii, Jan. 6-9, 1998, pp. 778-779.
- [S.263] A. González, M. Valero, J. González and T. Monreal, "Virtual Registers", *Proc. of the 4th. Int. Conf. on High Performance Computing*, IEEE Computer Society Press (ISSN 1094-7256, ISBN 0-8186-8067-9), Bangalore (India), Dec. 18-21, 1997, pp. 364-369.
- [S.264] F. J. Sánchez and A. González, "Cache Sensitive Modulo Scheduling", *Proc. of the IEEE/ACM 30th. Ann. Int. Symp. on Microarchitecture*, IEEE Computer Society Press (ISSN 1072-4451, ISBN 0-8186-7977-8), Research Triangle Park, NC (USA), Dec. 1-3, 1997, pp. 338-348. Nominated for Best Paper Award.
- [S.265] N. Topham, A. González and J. González, "The Design and Performance of a Conflict-Avoiding Cache", *Proc. of the IEEE/ACM 30th. Ann. Int. Symp. on Microarchitecture*, IEEE Computer Society Press (ISSN 1072-4451, ISBN 0-8186-7977-8), Research Triangle Park, NC (USA), Dec. 1-3, 1997, pp. 71-80.
- [S.266] F.J. Sánchez, A. González and M. Valero, "Static Locality Analysis for Cache Management", *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society Press (ISSN 1089-79X, ISBN 0-8186-8090-3), San Francisco, CA (USA), Nov. 1997, pp. 261-271.

- [S.267] L. Díaz de Cerio, M. Valero-García, A. González and D. Royo, "CALMANT: Un Método Sistemático para la Ejecución de Algoritmos con Topología Hipercubo en Mallas y Toros", *Proc. of the VIII Jornadas de Paralelismo*, Cáceres (Spain), Sept. 1997, pp. 231-240.
- [S.268] A. Martínez, F. Fraile, J. Mallorquí, J. Nogueira, J. Gabaldá, A. Broquetas and A. González, "PARSAR: Parallelisation of a Chirp Scaling Algorithm SAR Processor", *Proc. of EURO-PAR'97 Conference*, Springer-Verlag (ISBN 3-540-63440-1), Passau (Germany), Aug. 1997, pp. 1346-1350.
- [S.269] J. González and A. González, "Memory Address Prediction for Data Speculations", *Proc. of EURO-PAR'97 Conference*, Springer-Verlag (ISBN 3-540-63440-1), Passau (Germany), Aug. 1997, pp. 1084-1091.
- [S.270] D. Royo, M. Valero-García, A. González and C. Marí, "A Methodology for User-Oriented Scalability Analysis", *Proc. of the IEEE Int. Conf. on Application-Specific Systems, Architectures and Processors*, IEEE Computer Society Press (ISSN 1063-6862, ISBN 0-8186-7958-1), Zurich (Switzerland), July 1997, pp. 304-315.
- [S.271] J. González and A. González, "Speculative Execution via Address Prediction and Data Prefetching", *Proc. of the ACM Int. Conf. on Supercomputing*, ACM Press (ISBN 0-89791-902-5), Vienna (Austria), July 1997, pp. 196-203.
- [S.272] A. González, M. Valero, N. Topham and Joan M. Parcerisa, "Eliminating Cache Conflict Misses Through XOR-Based Placement Functions", *Proc. of the ACM Int. Conf. on Supercomputing*, ACM Press (ISBN 0-89791-902-5), Vienna (Austria), July 1997, pp. 76-83.
- [S.273] A. Martínez, F. Fraile, L. Nogueira, J. Gabaldá, A. Broquetas and A. González, "PARSAR: A SAR Processor Implemented in a Cluster of Workstations", *Proc. of the DASIA 1997 Data Systems in Aerospace* (ISBN 92-9092-319-9), Sevilla (Spain), May 26-29 1997, pp. 103-106.
- [S.274] J. Llosa, A. González M. Valero and E. Ayguadé, "Swing Modulo Scheduling: A Lifetime Sensitive Approach", *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, IEEE Computer Society Press (ISSN 1089-795X, ISBN 0-8186-7632-9), Boston, MA (USA), Oct. 1996, pp. 80-86.
- [S.275] J. González and A. González, "Identifying Contributing Factors to ILP", *Proc. of the 22nd Euromicro Conference*, IEEE Computer Society Press (ISBN 0-8186-7703-1), Prague (Czech Republic) pp. 45-50, Sept. 1996.
- [S.276] L. Díaz de Cerio, M. Valero-García y A. González, "Overlapping Communication and Computation in Hypercubes", *Proc. of EUROPAR Conference*, Springer-Verlag (ISBN 3-540-61626-1), Lyon (France), August 1996, pp. 253-257.
- [S.277] J. Llosa, M. Valero, E. Ayguadé y A. González, "Hypernode Reduction Modulo Scheduling", *Proc. of the IEEE/ACM 28th Ann. Int. Symposium on Microarchitecture*, IEEE Computer Society Press (ISSN 1072-4451, ISBN 0-8186-7349-4), Ann Arbor, MI (USA), Dec. 1995, pp. 350-360.
- [S.278] E. Fontdecaba, A. González y J. Labarta, "Load Balancing in a Network Flow Optimization Code", *Proc. of the 2nd Int. Workshop on Applied Parallel Computing in Physics, Chemistry and Engineering Sciences*, Springer-Verlag (ISBN 3-540-60902-4), Lyngby (Denmark), Aug. 1995, pp. 214-222.
- [S.279] D. Royo, M. Valero-García y A. González, "Un Método para el Análisis de la Escalabilidad en Sistemas Paralelos", *Proc. of the VI Jornadas de Paralelismo*, Barcelona (Spain), July 1995, pp.119-130.
- [S.280] A. González, C. Aliagas and M. Valero, "A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality", *Proc. of the ACM Int. Conference on Supercomputing*, ACM Press (ISBN 0-89791-728-6), Barcelona (Spain), July 1995, pp. 338-347.
- [S.281] L. Díaz de Cerio, M. Valero-García and A. González, "A Study of the Communication Cost of the FFT on Torus Multicomputers", *Proc. of the IEEE Int. Conference on Algorithms and Architectures for Parallel Processing*, IEEE Computer Society Press (ISBN 0-7803-2018-2), Brisbane (Australia), April 1995, pp. 131-140.
- [S.282] J. Tubella and A. González, "Exploiting Path Parallelism in Logic Programming", *Proc. of the Euromicro Workshop on Parallel and Distributed Processing*, IEEE Computer Society Press (ISSN 1066-6192, ISBN 0-8186-7031-2), San Remo (Italy), Jan. 1995, pp. 164-173.
- [S.283] J. Tubella and A. González, "A Partial Breadth-first Execution Model for Prolog", *Proc. of the IEEE Int. Conf. on Tools with Artificial Intelligence*, IEEE Computer Society Press (ISSN 1063-6730, ISBN 0-8186-6785-0), New Orleans (USA), Nov. 1994, pp. 129-137.

- [S.284] L. Díaz de Cerio, M. Valero-García and A. González, "Efficient FFT on Torus Multicomputers. A Performance Study", *Proc. of the 2nd Austrian-Hungarian Workshop on Transputer Applications*, KFKI-1995-2/M, N Report, S. Ferenczi and P. Kacsuk (editors), Budapest (Hungary), Sept 1994, pp. 233-242.
- [S.285] A. González and J. Tubella, "The Multipath Parallel Execution Model for Prolog", *Proc. of the 1st Int. Symposium on Parallel Symbolic Computation*, World Scientific Publishing (ISBN 981-02-2040-5), Linz (Austria), Sept. 1994, pp. 164-173.
- [S.286] J. Tubella and A. González, "Combining Depth-first and Breadth-First Search in Prolog Execution", *Proc. of the Joint Conference on Declarative Programming*, (Dep. Legal V-2559-1994), Peñíscola (Spain), volume II, , Sept. 1994, pp. 452-454.
- [S.287] A. González, "Design and Evaluation of an Instruction Cache for Reducing the Cost of Branches", *Proc. of the 16<sup>th</sup> IFIP Working Group 7.3 International Symposium on Computer Performance Modeling Measurement and Evaluation*, Elsevier Science (ISSN 0166-5316), Rome (Italy), Sept. 1993, pp. 83-96.
- [S.288] A. González, "Parallel Numerical Algorithms", *Proc. of the Euromicro Workshop on Parallel and Distributed Processing*, IEEE Computer Society Press (ISSN 1066-6192, ISBN 0-8186-5370-1), Málaga (Spain), Jan. 1994, pp. 238-239.
- [S.289] A. González, M. Valero, "The Xor Embedding: An Embedding of Hypercubes onto Rings and Toruses", *Proc. of the 1993 International Conference on Application-Specific Array Processors*, IEEE Computer Society Press (ISSN 1063-6862, ISBN 0-8186-3492-8), Venice (Italy), Oct. 1993, pp. 15-28.
- [S.290] J. Tubella and A. González, "MEM: A New Execution Model for Prolog", *Proc. of the 19th. Euromicro Conference*, North Holland (ISSN 0165-6074), Barcelona (Spain), Sept. 1993, pp. 83-86.
- [S.291] J. Tubella, A. González, "Measuring Scheduling Policies in Pure OR-Parallel Programs", *Proc. of the 1993 Congreso sobre Programación Declarativa, ProDe '93* (ISBN 84-00-07383-5), Blanes (Spain), Sept. 1993, pp. 57-71.
- [S.292] M. Valero-García, A. González, "FFT for Massively Parallel Processors", *Proc. of the COST 229 WG4 Workshop on Massively Parallel Computing*, Madeira (Portugal), April 1993, pp. 83-94.
- [S.293] A. González, J. Tubella y C. Aliagas, "An Evaluation Tool for the EDS Parallel Logic Programming System", *Proc. of the European Workshop on Parallel Computing*, IOS Press (ISBN 90-5199-080-4), Barcelona (Spain), March 1992, pp.566-569.
- [S.294] J. Tubella, A. González y C. Aliagas, "Design and Evaluation of a Two-level Hierarchical Multiprocessor for Logic Programming", *Proc. of the tenth IASTED International Symposium on Applied Informatics*, Acta Press (ISBN 3-7153-0001-9), Innsbruck (Austria), Feb. 1992, pp.45-48.
- [S.295] J. Tubella, A. González y C. Aliagas, "Representación de la carga de programas lógicos en la evaluación de un sistema multiprocesador", *Proc. of the Jornadas sobre Programación Declarativa*, Torremolinos (Málaga), Oct. 1991, pp. 497-518.
- [S.296] A. González y J.M. Llabería "Instruction Fetch Unit for Parallel Execution of Branch Instructions", *Proc. of the 3rd. ACM International Conference on Supercomputing*, ACM Press (ISBN 0-89791-309-4), Heraklion (Greece), June 1989, pp. 417-426.
- [S.297] A. González, J.M. Llabería, J. Cortadella, "A Mechanism for Reducing the Cost of Branches in RISC Architectures", *Proc. of the 14th Euromicro Conference*, Elsevier Science (ISSN 0165-6074), Zurich (Switzerland), Aug. 1988, pp. 565-572.
- [S.298] A. González, J.M. Llabería y J. Cortadella, "Zero-Delay Cost Branches in RISC Architectures", *Proc. of the IASTED International Symposium on Applied Informatics*, Acta Press (ISBN 0-88986-097-1), Grindelwald (Switzerland), Feb. 1988, pp. 24-27.
- [S.299] A. González y J. Navarro, "Identificación Automática de vehículos", *Proc. of the II Jornadas del Grupo Técnico de Reconocimiento de Formas* (Dep. Legal M-32078-1986), Madrid (Spain), Oct 1986, p. 69.

### 5.3. Presentaciones en Simposios con Revision sin Actas

- [W.1] P.H.E. Becker, J.-M. Arnau and A. González, “Boosting Point Cloud Search with a Vector Unit”, *2<sup>nd</sup> Workshop on Robotics Acceleration with Computing Hardware, held in conjunction with the 56<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture*, Toronto (Canada), Oct. 28, 2023.
- [W.2] R. Huerta, M. Abaie-Shoushtary and A. González, “Analyzing and Improving Hardware Modeling of Accel-Sim”, *1<sup>st</sup> Workshop on Computer Architecture Modeling and Simulation, held in conjunction with the 56<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture*, Toronto (Canada), Oct. 28, 2023.
- [W.3] J. Cano, R. Kumar, A. Brankovic, D. Pavlou, K. Stavrou, E. Gibert, A. Martínez and A. González, “HW/SW Co-Designed Processors: Challenges, Design Choices and a Simulation Infrastructure for Evaluation”, *ARM Research Summit*, Cambridge (UK), Sept. 11-13, 2017. Poster
- [W.4] M. Anglada, R. Canal, J.L. Aragón and A. González, “Soft Error Rate Estimation for Combinational Circuits”, *XXXI Conference on Design of Circuits and Integrated System*, Granada (Spain), Nov. 23-25, 2016.
- [W.5] M. Riera, R. Canal, A. González, J. Abella, M. Anglada and M. Torrents, “Soft-Error Vulnerability Evolution: A 4D Study (Bulk/SOI, Planar/FinFET)”, *International Workshop on Reliability and Aging in Forthcoming Electronic Systems, held in conjunction with IEEE European Test Symposium*, Cluj-Napoca (Romania), May 28-29, 2015.
- [W.6] A. Brankovic, K. Stavrou, E. Gibert and A. González, “Analysis of CPI Variance for Dynamic Binary Translators/Optimizers Modules”, *Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT), held in conjunction with the 39th Int'l Symposium on Computer Architecture*, Portland, OR (USA), June 10, 2012.
- [W.7] R. Kumar, A. Martínez and A. González, “Speculative Dynamic Vectorization to Assist Static Vectorization in a HW/SW Co-Designed Environment”, *Compiler, Architecture and Tools Conference*, Intel Development Center, Haifa, (Israel), November 18 – 19, 2013. Poster
- [W.8] Q. Cai, J. M. Codina, D. Ditzel, E. Gibert, F. Latorre, P. López, C. Madriles, G. Magklis, P. Marcuello, A. Martínez, R. Martínez, J. Sánchez, K. Stavrou and A. González, “Experiences with a HW/SW Co-Designed Architecture”, *Intel Micro Architecture Conference*, Portland, OR (USA), June 4-5, 2009.
- [W.9] G. Magklis, P. Marcuello, J. Sánchez, J. M. Codina, E. Gibert, F. Latorre, P. López, A. Piñeiro, J. González and A. González, “A P54C-Based FPGA Prototype with Dynamic Binary Optimization Support”, *Intel Design and Test Technology Conference*, Portland, OR (USA), August 4-7, 2008.
- [W.10] J. Abella, P. Chaparro, X. Vera, J. Carretero and A. González, “Enabling High Frequency Register Files at Low Vcc Operation”, *Intel Design and Test Technology Conference*, Portland, OR (USA), August 4-7, 2008.
- [W.11] J. Carretero, P. Chaparro, J. Abella, X. Vera and A. González, “Reliable Scheduler Control Logic Using Light-Weight Continuous Self Test”, *Intel Design and Test Technology Conference*, Portland, OR (USA), August 4-7, 2008.
- [W.12] J. M. Codina, E. Gibert, F. Latorre, C. Madriles, G. Magklis, P. Marcuello, A. Martínez, R. Martínez, J. Sánchez and A. González, “Thalia: Hardware/Software Co-Design for Tera-Scale Processors”, *6th Annual Research at Intel Day*, Santa Clara, CA (USA), June 11, 2008. Poster
- [W.13] Q. Cai, J. González, P. Chaparro, G. Magklis and A. González, “Meeting Point Thread Characterization and its Applications”, *Intel Design and Test Technology Conference*, Portland, OR (USA), August 13-16, 2007.
- [W.14] J. Abella, X. Vera and A. González, “Mechanisms to Mitigate NBTI-Related Aging”, *Intel Design and Test Technology Conference*, Portland, OR (USA), August 13-16, 2007.
- [W.15] J.M. Codina, E. Gibert, F. Latorre, P. López, A. Piñeiro, J. Sánchez, C. Madriles, P. Marcuello, G. Magklis and A. González, “Thalia Technology: Software Dynamically-Scheduled Processors for Tera-scale Platforms”, *Intel Systems Software Conference*, Santa Fe, NM (USA), May 30-31, 2007.
- [W.16] J. González, Q. Cai, P. Chaparro, G. Magklis and A. González, “Thin-Film Thermo Electric Cooling-Based Dynamic Thermal Management”, *Intel Power Conference*, Santa Fe, NM (USA), Dec. 14-15, 2006.
- [W.17] J. González, P. Chaparro, G. Chrysler, G. Magklis, Q. Cai and A. González, “Building an Energy-Efficient Multi-Core Processor through Thread Fussion and Thread Delaying”, *Intel Power Conference*, Santa Fe, NM (USA), Dec. 14-15, 2006.

- [W.18] J. M. Codina, E. Gibert, F. Latorre, P. López, A. Piñeiro and A. González, “Thalia Technology: Software Dynamically-Scheduled Processors for Tera-scale Platforms”, *3rd Annual Intel Platform Architecture Conference (IPAC)*, Santa Fe, NM (USA), Dec. 12-13, 2006.
- [W.19] Q. Cai, P. Chaparro, G. Magklis, J. González and A. González, “Fused Threads”, *2nd Workshop on MicroGrids*, Hitchin, Hertfordshire (UK), Dec. 4-5, 2006.
- [W.20] G. Magklis, P. Chaparro, J. González and A. González, “Fine-Grain Power and Thermal Control with GALS Microarchitecture”, *Intel Design and Test Technology Conference*, Portland, OR (USA), August 28-31, 2006.
- [W.21] P. Chaparro, J. González, F. Latorre, G. Magklis and A. González, “An Integrated Physical Model for Microarchitectures”, *Second Simulation Technology Summit (Simulation Extravaganza)*, Barcelona (Spain), Nov. 9-11, 2005.
- [W.22] E. Gibert, F. Latorre, A. Piñeiro, J.M. Codina, J. González and A. González, “Implementation of a x86 Co-Designed Virtual Machine”, *Second Simulation Technology Summit (Simulation Extravaganza)*, Barcelona (Spain), Nov. 9-11, 2005.
- [W.23] A. Piñeiro, F. Latorre, P. Chaparro, J. González, E. Gibert, J.M. Codina and A. González, “Configurable Multi-Core Infrastructure Using ASIM”, *Second Simulation Technology Summit (Simulation Extravaganza)*, Barcelona (Spain), Nov. 9-11, 2005.
- [W.24] J. González, P. Chaparro, G. Magklis and A. González, “Low Power Clustered Microarchitecture”, *Intel Power, Thermal, Acoustics and Energy Management Technology Pipeline Review*, Hillsboro, OR (USA), November 2-3, 2005.
- [W.25] G. Magklis, J. González, P. Chaparro and A. González, “Fine-Grain Dynamic Voltage Scaling”, *Intel Power, Thermal, Acoustics and Energy Management Technology Pipeline Review*, Hillsboro, OR (USA), November 2-3, 2005.
- [W.26] Z. Sperber, L. Rappoport, A. González, A. Grandstein, Y. Almog, B. Valentine, D. Orenstein, J. Sebot, O. Golz, P. Chaparro, P. González, F. Latorre and A. Yoaz, “Power Efficient Clustered Micro-architecture”, *4th Annual Intel Micro-architecture Conference*, Stevenson, WA (USA), June 2-3, 2005.
- [W.27] C. García Quiñones, A. González, C. Madriles, P. Marcuello and J. Sánchez, “Speculative Multithreading for Next Generation Multi-Core Processors”, *4th Annual Intel Micro-architecture Conference*, Stevenson, WA (USA), June 2-3, 2005.
- [W.28] J. Sánchez, C. García, C. Madriles, P. Rundberg and A. González, “A Profile-Guided Tool to Extract Speculative Threads from Sequential Programs”, *First Intel Dynamic Compilation and Profile-guided Optimization Conference*, Hillsboro, OR (USA), Nov. 20-21, 2003.
- [W.29] P. Marcuello, A. González, “Exploiting Multithreading through Control and Data Dependence Speculation”, *4th Int. Conf. on High Performance Computing*, Bangalore (India), Dec. 18-21, 1997.
- [W.30] E. Ayguadé, C. Barrado, A. González, J. Labarta, J. Llosa, D. López, S. Moreno, D. Padua, F. Reig and M. Valero, “ICTINEO: A Tool for Research on ILP”, *International Conference on High Performance Computing and Communications*, Pittsburgh, Pennsylvania (USA), Nov. 1996. Poster



#### 5.4. Libros y Capítulos de Libros

- [B.1] P.H.E. Becker, J.-M. Arnau and A. González, “Characterizing Self-Driving Tasks in General-Purpose Architectures”, *Advanced Computer Architecture and Compilation for High-performance Embedded Systems*, HiPEAC (ISBN 978-88-905806-8-0), pp. 117-120, 2021.
- [B.2] A. González, “Trends in Processor Architecture”, *Harnessing Performance Variability in Embedded and High Performance Many/Multi-Core Platforms – A Cross-Layer Approach*, W. Fornaciari and D. Soudris editors, Springer (ISBN 978-3-319-91961-4), pp. 23-42, 2019.
- [B.3] A. González, F. Latorre and G. Magklis, *Processor Microarchitecture. An Implementation Approach*, Morgan & Claypool Publishers (ISBN: 9781608454525, 9781608454532, ISSN: 1935-3235, 1935-3243), 2011.
- [B.4] Y. Sazeides, P. Marcuello, J. Smith and A. González, “Data Speculation”, *Speculative Execution in High Performance Computer Architectures*, D. Kaeli and P. Yew editors, CRC Press (ISBN 1-58488-447-9), pp. 215-244, November 2005.
- [B.5] P. Marcuello, J. Sánchez and A. González, “Multithreading and Speculation”, *Speculative Execution in High Performance Computer Architectures*, D. Kaeli and P. Yew editors, CRC Press (ISBN 1-58488-447-9), pp. 333-354, November 2005.
- [B.6] D. Royo, M. Valero-García and Antonio González, “A New Jacobi Ordering for Multi-Port Hypercubes”, *Parallel Numerical Computations with Applications*, Kluwer Academic Publishers (ISBN 0-7923-8588-8), pp. 77-88, Sept. 1999.
- [B.7] A. González and J. Tubella, "The Multipath Parallel Execution Model for Prolog", *Lecture Notes Series on Computing, Vol 5: Parallel Symbolic Computation*, World Scientific Publishing (ISBN 981-02-2040-5), pp. 164-173, Sept. 1994.
- [B.8] A. González, J. Tubella y C. Aliagas, "An Evaluation Tool for the EDS Parallel Logic Programming System", *Parallel Computing: From Theory to Sound Practice*, W. Joosen and Elie Milgrom, editors, IOS Press (ISBN 90 5199 080 4), pp.566-569, March 1992.

## 6. Conferencias Magistrales e Invitadas

- [K.1] A. González, “Energy-Efficient Architectures for Real-Time Rendering”, *32nd International Conference on Parallel Architectures and Compilation Techniques*, Vienna (Austria), October 24, 2023. **Keynote.**
- [K.2] A. González, “Removing Ineffectual Computations in Neural Networks”, *Workshop on Accelerated Machine Learning, held in conjunction with 47<sup>th</sup> International Symposium on Computer Architecture*, Valencia (Spain), May 31, 2020. **Invited Talk.**
- [K.3] A. González, “Milliwatt Human-Quality Speech Recognition”, *1<sup>st</sup> Workshop on Emerging Deep Learning Accelerators, held in conjunction with High Performance Embedded Architectures and Compilers (HiPEAC) conference*, Valencia (Spain), January 21, 2019. **Keynote**
- [K.4] A. González, “Domain-Specific Architectures: The Next Wave of Computing Innovation”, *8th Workshop on Architectures and Systems for Big Data, held in conjunction with 45<sup>th</sup> International Symposium on Computer Architecture*, Los Angeles CA (USA), June 2, 2018. **Keynote**
- [K.5] A. González, “The Unrealized Potential of Data Value Speculation”, *Workshop on Negative Outcomes, Post-mortems, and Experiences, held in conjunction with the 49<sup>th</sup> Annual IEEE/ACM International Symposium on Microarchitecture*, Taipei (Taiwan), October 15, 2016. **Invited Talk**
- [K.6] A. González, “The Revolution of Intelligent Devices”, *Sensors to Cloud Architectures Workshop, held in conjunction with 22nd IEEE Symposium on High Performance Computer Architecture*, Barcelona (Spain), March 13, 2016. **Keynote**
- [K.7] A. González, “The Next Revolution in Computing”, *Compiler, Architecture and Tools Conference*, Intel Development Center, Haifa, Israel, November 18 – 19, 2013. **Keynote**
- [K.8] A. González, “Computing Devices for the 20s”, *Intel European Research and Innovation Conference*, Nice (France), October 22-23, 2013. **Invited Talk**
- [K.9] A. González, “Los Nuevos Doctorados en el Ámbito de La Ingeniería Informática”, *CEDI2013, IV Congreso Español de Informática*, Madrid (Spain), September 17-20, 2013. **Invited Round Table**
- [K.10] A. González, “Research Strategy”, *Intel EMEA Technology Conference*, Cambridge (UK), September 16-18, 2013. **Invited Panel**
- [K.11] A. González, “Resilient Architectures for Energy Efficiency”, *Euromicro DSD/SEEA Conferences*, Santander (Spain), Sept. 4-6, 2013. **Keynote**
- [K.12] A. González, “Moore’s Law Implications on Exascale Computing”, *Intel Exascale Leadership Conference*, Geneva (Switzerland), May 18, 2011. **Invited Talk**
- [K.13] A. González, “Moore’s Law Implications in Energy Reduction”, *6th Int. Conference on High Performance Embedded Architectures and Compilers (HiPEAC)*, Heraklion (Greece), Jan. 24-26, 2011. **Keynote**
- [K.14] A. González, “Scalable Multicore Processors”, *Intel European Research and Innovation Conference*, Braunschweig (Germany), September 21-22, 2010. **Invited Talk**
- [K.15] A. González, “Trends in Multicore Processors”, *72nd EAGE Conference & Exhibition, Workshop on The Role of Supercomputing in Reshaping the Future of the Seismic Imaging Industry*, Barcelona (Spain), June 13-14, 2010. **Invited Talk**
- [K.16] A. González, “Moon Run: A Hardware/Software Co-Designed Processor”, *Intel EMEA Strategic Mini Conference*, Brussels (Belgium), May 4-6, 2010. **Invited Talk**
- [K.17] A. González, “Innovation: The Key to Leadership and Growth”, *Innovation for Business Excellence*, Barcelona (Spain), November 26-27, 2009. **Invited Talk**
- [K.18] A. González, “Multicore Processors for the Next Decade”, *3rd Workshop on Chip Multiprocessor Memory Systems and Interconnects, held in conjunction with the 36th International Symposium on Computer Architecture*, Austin, TX (USA), June 20, 2009. **Keynote**
- [K.19] A. González, “Hardware/Software Co-designed Processors”, *2nd Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjunction with the 36th International Symposium on Computer Architecture*, Austin, TX (USA), June 20, 2009. **Keynote**

- [K.20] A. González, “Multicore is Necessary But Not Sufficient”, *Workshop on Design, Architecture, and Simulation of Chip Multi-Processors, held in conjunction with the 41st Annual International Symposium on Microarchitecture*, Lake Como (Italy), November 9, 2008. **Keynote**
- [K.21] J. Abella, J. Carretero, P. Chaparro, X. Vera and A. González, “Dynamic Errors: Symptoms and Solutions”, *Euro-Par Conference*, Las Palmas de Gran Canaria, Canary Islands (Spain), August 26-29, 2008. **Invited Talk**
- [K.22] A. González, “Elastic Parallel Architectures”, *Euro-Par*, Las Palmas de Gran Canaria, Canary Islands (Spain), August 26-29, 2008. **Keynote**
- [K.23] J.M. Codina, E. Gibert, F. Latorre, P. López and A. González, “Codesigned Virtual Machines: New Opportunities in Processor Architecture”, *Intel 12<sup>th</sup> EMEA Academic Forum*, Budapest (Hungary), June 12-14, 2007. **Invited Talk**
- [K.24] A. González, “Future Microprocessors. Quo Vadis?”, *Forum of the Information Technologies*, Barcelona (Spain), March 14<sup>th</sup>, 2007. **Invited Talk**
- [K.25] A. González, “Processor Reliability”, *Workshop on Computer Architecture Research Directions, held in conjunction with the International Symposium on High-Performance Computer Architecture*, Phoenix, AZ (USA), Febr. 11th, 2007. **Invited Panel**
- [K.26] A. González, “The Intel Core Microarchitecture and Multi-Core Roadmap”, *Cluster 2006 Workshop, held in conjunction with the IEEE International Conference on Cluster Computing*, Barcelona (Spain), September 25-28, 2006. **Invited Talk**
- [K.27] A. González, “Resilient Processors”, *11<sup>th</sup> Intel Academic Forum*, Dublin (Ireland), May 30 and 31 - June 1, 2006. **Invited Talk**
- [K.28] A. González, “Challenges and Opportunities of Multi-Core Processors”, *IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL Chips IX)*, Yokohama (Japan), April 19-21, 2006. **Keynote**
- [K.29] A. González, “Revitalizing Computer Architecture Research”, *CRA Conference on Grand Research Challenges*, Monterey Bay, CA (USA), December 4-7, 2005. **Invited Panel**
- [K.30] A. González, “The Right-Hand Turn to Multi-Core Processors”, *International Conference on Parallel Computing*, Málaga (Spain), September 13-16, 2005. **Keynote**
- [K.31] A. González, “Multi-Core Chips. The Next Wave of Processor Microarchitecture”, *International Conference on Parallel Processing (ICPP 2005)*, Oslo (Norway), June 14-17, 2005. **Keynote**
- [K.32] A. González, “What are the important research challenges in temperature-aware computer systems?”, *2nd Workshop on Temperature-Aware Computer Systems (TACS-2), held in conjunction with ISCA-32*, Madison, WI (USA), June 5, 2005. **Invited Panel**
- [K.33] A. González, “The Renaissance of Thread-Level Parallelism”, *10th Intel Academic Forum*, Gdansk (Poland), May 18-20, 2005. **Invited Talk**
- [K.34] A. González, “How to Keep High-Performance Processors on Moore’s Curve”, *European Workshop on High Performance Technical Computing*, Maffliers (France), Sept. 19-22, 2004. **Keynote**
- [K.35] A. González, “Retos y oportunidades de la futura nanotecnología en el diseño de procesadores”, *XV Jornadas de Paralelismo*, Almería (Spain), September 15, 2004. **Keynote**
- [K.36] A. González, “Complexity-Effective Processors in the Nanotechnology Era”, *Workshop on Complexity-Effective Design, held in conjunction with Int. Symposium on Computer Architecture*, Munich (Germany), June 20, 2004. **Keynote**
- [K.37] A. González, “Thermal Issues for Temperature-Aware Computer Systems”, *International Symposium on Computer Architecture*, Munich (Germany), June 19, 2004. **Invited Tutorial**
- [K.38] A. González, “Bridging the Research Gap between Academy and Industry”, *10th. Int. Symp. on High Performance Computer Architecture*, Madrid (Spain), Feb. 14-18, 2004. **Invited Panel**
- [K.39] A. González, “Power – A Main Challenge for Future Microprocessors”, *Fifth Annual Tel Seminar and Tekes/Berkeley Seminar*, Oulu (Finland), Aug. 28, 2003. **Invited Talk**
- [K.40] A. González, “Beyond Superscalar: Speculative Multithreaded Processors”, *7th Intel European Academic Forum*, Budapest (Hungary), Sept. 17-20, 2002. **Invited Talk**

- [K.41] A. González, “Rebuttal to ‘Evaluation of the Performance of Polynomial Set Index Functions’”, *Workshop on Duplicating, Deconstructing and Debanking, held in conjunction with the International Symp. on Computer Architecture*, Anchorage, Alaska (USA), May 26, 2002. **Invited Talk**
- [K.42] A. González, “Computer Performance Evaluation Techniques”, *NSF Workshop on Computer Performance Evaluation*, Austin, TX (USA), Dec. 1-5, 2001. **Invited Panel**
- [K.43] A. González, “Dynamic Program Partitioning Approaches for Clustered Microarchitectures”, *MEDEA Workshop, held in conjunction with International Conference on Parallel Architectures and Compilation Techniques*, Barcelona (Spain), Sept. 8, 2001. **Keynote**
- [K.44] A. González, “Ongoing Research on Microarchitecture and Code Generation at UPC”, *6th Intel EMEA Academic Forum*, Istanbul (Turkey), Sept. 5-7, 2001. **Invited Talk**
- [K.45] A. González, “Computación de Altas Prestaciones”, *IX Jornadas de Paralelismo*, San Sebastián (Spain), Sept. 2-4, 2001. **Invited Talk**
- [K.46] A. González, “Arquitectura de los Computadores del Futuro”, *IV Workshop IBERCHIP*, Mar de Plata (Argentina), March 11-13, 1998. **Invited Talk**
- [K.47] A. González, “Has Exploitable ILP Reached a Point of Diminishing Returns?”, *4th Int. Conf. on High Performance Computing*, Bangalore (India), Dec. 18-21, 1997. **Invited Panel**
- [K.48] A. González and M. Valero, “Novel Organizations for Cache Memories”, *Infofest '97*, Budva (Yugoslavia), Sept. 1997. **Invited Talk**
- [K.49] A. González, “Data Speculation for Multiscalar Processors”, *Infofest '97*, Budva (Yugoslavia), Sept. 1997. **Invited Talk**
- [K.50] A. González, “Parallel Processing at AEDIMA”, *ERCIM PPN Workshop on Parallel Processing Network*, Heraklion (Greece), June 1994. **Invited Talk**
- [K.51] A. González, “Microprocesadores actuales”, *I Forum de Informática Universidad-Empresa*, Barcelona (Spain), May 1994. **Invited Talk**

## 7. Conferencias Invitadas en la Industria y el Mundo Académico

- [I.1] Removing Ineffectual Computations in GPU Architectures for Real Time Rendering, Chalmers University of Technology, Göteborg (Sweden), June 14, 2024.
- [I.2] The Road to Cognitive Computing Architecture, University of Murcia, Murcia (Spain), June 26, 2023.
- [I.3] The Era of Domain-Specific Architectures, Ghent University, Ghent (Belgium), November 28, 2019.
- [I.4] The Revolution of Domain-Specific Architectures, Huawei Strategy and Technology Workshop, Shenzhen (China), May 13-15, 2019.
- [I.5] Low-Power Human-Quality Speech Recognition, Huawei Strategy and Technology Workshop, Shenzhen (China), May 13-15, 2019.
- [I.6] A Case for Domain-Specific Architectures and its Application to Energy-Efficient Speech Recognition, University of Southern California, Los Angeles CA (USA), May 21, 2018.
- [I.7] Smart Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing (China), November 21, 2017.
- [I.8] Energy-Efficient Architectures for Speech Recognition, Northeastern University, Boston (USA), September 28, 2016.
- [I.9] Cognitive Computers: The Next Wave of Computing Innovation, Universidad Complutense de Madrid, Madrid (Spain), May 9, 2016
- [I.10] Energy Efficient GPUs, Northeastern University, Boston (USA), Nov. 12, 2015
- [I.11] Low Power Microarchitectures for Graphics, Harvard University, Cambridge (USA), Nov. 10, 2015
- [I.12] Towards Intelligent and Ubiquitous Computing, Northeastern University, Boston (USA), May 9, 2014
- [I.13] The Internet of Intelligent Things, Harvard University, Cambridge (USA), May 8, 2014
- [I.14] Energy-Efficient Computing, University of Cyprus, Dec. 7th, 2012
- [I.15] Processor Microarchitecture, 8th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES), Fiuggi (Italy), July 8-14, 2012. Seminar.
- [I.16] Less Energy is More Performance, EcoCloud Inaugural Annual Event, Lausanne (Switzerland), June 18, 2012
- [I.17] The Microprocessors of the Future, Universitat Politècnica de Catalunya, Barcelona (Spain), December 16, 2011
- [I.18] Energy-Efficiency: The Main Challenge for Future Microprocessors, Jornadas de Inauguración Masters TIC, Universidad de Granada (Spain), December 1, 2011
- [I.19] Intel Labs: Inventing the Future of Computing, Universitat Politècnica de Catalunya, Barcelona (Spain), November 30, 2011
- [I.20] The Microprocessors of the Future, Seminar Series on Innovation and Entrepreneurship, Universidad Politècnica de Catalunya (UPC), Barcelona (Spain), May 31, 2011
- [I.21] Resilient Microarchitectures, Universidad Complutense de Madrid, May 13, 2011
- [I.22] Power-Efficient Processors through Hardware/Software Co-Design, Universitat Autònoma de Barcelona, Bellaterra, Barcelona (Spain), February 25, 2011
- [I.23] Main Challenges and Opportunities for Future Microprocessors, Intel Labs Europe Technical Talk Series, Broadcast to all Intel Labs in Europe, August 5, 2010
- [I.24] Software to the Rescue of Power, University of Malaga (Spain), July 26, 2010
- [I.25] Power-Efficient Processors through Hardware/Software Co-Design, University of California at Berkeley, CA (USA), July 15, 2010
- [I.26] Presente y Futuro de los Sistemas de Computación, mesa redonda del Curso de Verano “Presente y Futuro de los Sistemas de Computación”, Universidad de Castilla-La Mancha, Albacete (Spain), June 21st-23rd, 2010
- [I.27] Procesadores co-diseñados mediante hardware y software, Curso de Verano “Presente y Futuro de los Sistemas de Computación”, Universidad de Castilla-La Mancha, Albacete (Spain), June 21st-23rd, 2010
- [I.28] Inventing the Future, Intel Expert Event, Universitat Politècnica de Catalunya, Barcelona (Spain), June 1st, 2010

- [I.29] Software to the Rescue of Power, University of Virginia, Charlottesville, VA (USA), May 10th, 2010
- [I.30] Reliability and Variability Challenges for Future Microprocessors, Universitat Autònoma de Barcelona, Bellaterra, Barcelona (Spain), February 26th, 2010
- [I.31] Designing Tomorrow's Microprocessors, Universitat Politècnica de Catalunya, Barcelona (Spain), February 8th, 2010
- [I.32] How to Keep Historical Microprocessor Performance Improvement Rates, Universitat Autònoma de Barcelona, Bellaterra (Barcelona), December 12, 2008
- [I.33] Codesigned Virtual Machines: New Opportunities in Processor Architecture, Universidad de Santiago de Compostela (Spain), November 23, 2007
- [I.34] Resilient Processors, Norwegian University of Science and Technology, Trondheim (Norway), May 2, 2007
- [I.35] Resilient Processors, NXP Semiconductors, Eindhoven (The Netherlands), February 6, 2007
- [I.36] A Resilient Multi-Core Platform for High Reliability and Improved Lifetime, Microsoft Research, Redmond, WA (USA), January 26, 2007
- [I.37] Procesadores Multi-Core: La Respuesta a los Nuevos Retos Tecnológicos, Universidad de Murcia (Spain), May 19, 2006
- [I.38] The Multi-Core Approach to Keep Processors on Moore's Curve, University of Edinburgh (UK), March 16, 2006
- [I.39] Threading Technologies for Multi-Core Processors, Apple, Cupertino, CA (USA), Sept. 27, 2005
- [I.40] Imagine the Future: Intel R&D, Magic in Your Hands, Intel Science and Technology Seminar, Madrid (Spain), May 31, 2005.
- [I.41] Challenges and Opportunities for Processor Design with Future Nanotechnology, Gdansk University of Technology, Gdansk (Poland), May 19, 2005
- [I.42] Speculative Threading: The Renaissance of Thread-Level Parallelism, Intel's Fellows Forum 2004, Sedona, AZ (USA), Sept. 29-Oct. 1, 2004
- [I.43] Procesadores actuales y futuros (Round Table), Cursos de Verano 2004 de la Universidad Complutense de Madrid, El Escorial (Spain), July 5-9, 2004
- [I.44] Procesadores para la era de la nanotecnología, Cursos de Verano 2004 de la Universidad Complutense de Madrid, El Escorial (Spain), July 5-9, 2004
- [I.45] Cómo seguir explotando la ley de Moore en futuros microprocesadores, Universidad de Castilla La Mancha, Albacete (Spain), May 25, 2004
- [I.46] Compiler-Assisted Speculative Multithreading, Microprocessor Research Labs, Intel, Half Moon Bay - California (USA), February 13-14, 2003
- [I.47] The Post-Superscalar Generation, Northeastern University, Boston (USA), December 6th, 2002
- [I.48] New Challenges in Processor Microarchitecture, University of Pisa, Pisa (Italy), March 8, 2002
- [I.49] Power-Effective Microarchitectures Through Clustering, Intel Corporation, Haifa (Israel), November 19, 2001
- [I.50] Speculative Multithreaded Microarchitectures, Intel Corporation, Haifa (Israel), November 15, 2001
- [I.51] Power-Effective Microarchitectures Through Clustering, Transmeta, Santa Clara - CA (SA), October 31, 2001
- [I.52] Power-Effective Microarchitectures Through Clustering, Intel Corporation, Santa Clara - CA (USA), October 31, 2001
- [I.53] The Post-Superscalar Era, University of Illinois at Urbana-Champaign (USA), October 29, 2001
- [I.54] Clustered Microprocessors: A Power-Effective Microarchitecture, Intel Corporation, Hillsboro - OR (USA), October 23, 2001
- [I.55] Clustered, Power-Aware, Speculative Multithreaded Processors, Intel Corporation, Austin - TX (USA), October 16, 2001
- [I.56] The Post-Superscalar Era, University of Texas at Austin - TX (USA), October 15, 2001
- [I.57] The Post-Superscalar Era, University of Wisconsin – Madison (USA), October 12, 2001

- [I.58] The Post-Superscalar Era, Intel Corporation, Santa Clara - CA (USA), October 3, 2001
- [I.59] Speculative Multithreaded Microarchitectures, Intel Corporation, Hillsboro - OR (USA), August 16, 2001.
- [I.60] Speculative Multithreaded Microarchitecture, IBM Thomas J. Watson Research Center, Yorktown Heights - NY (USA), August 9, 2001
- [I.61] Research Trends in Processor Microarchitecture, Intel Microprocessor Research Lab, Santa Clara - CA (USA), August 2, 2001
- [I.62] Low Power Microarchitectures, Universitat Rovira I Virgili, Tarragona (Spain), May 29, 2001
- [I.63] Clustered Microprocessors: A Power-Effective Microarchitecture, Philips Research Laboratories, Eindhoven (The Netherlands), April 11, 2001
- [I.64] Processor Microarchitecture and Instruction Scheduling, Intel Microprocessor Research Lab, Santa Clara - CA (USA), December 13, 2000
- [I.65] Fighting Wire Delays and Power Consumption: Clustered Micro-architectures, IBM Thomas J. Watson Research Center, Yorktown Heights - NY (USA), December 7, 2000
- [I.66] Microarchitectural Support for Low Power, IBM Thomas J. Watson Research Center, Yorktown Heights - NY (USA), December 6, 2000
- [I.67] Fighting Wire Delays: Clustered Microarchitectures, Universidad de Murcia (Spain), October 6, 2000
- [I.68] Fighting Wire Delays: Clustered Microarchitectures, Universidad de Valencia (Spain), October 4, 2000
- [I.69] Clustered Speculative Microarchitectures, University of Paris Sud, Paris (France), May 11, 2000
- [I.70] Clustered Speculative Microarchitectures, Compaq Computer Co., Shrewsbury - MA (USA), January 2000
- [I.71] Instruction Scheduling for Clustered Architectures, HP Labs, Boston (USA), January 2000
- [I.72] Microarquitecturas Cluster para Procesadores, Universitat Rovira i Virgili, Tarragona (Spain), June 1999
- [I.73] La Generación de Procesadores Post-Superscalar, Universitat Rovira i Virgili, Tarragona (Spain), June 1999
- [I.74] Register File Architectures, Northwestern University – Chicago (USA), May 1999
- [I.75] Clustered Microarchitectures, University of Minnesota – Minneapolis (USA), May 1999
- [I.76] Register File Architectures, University of Madison – Wisconsin (USA), May 1999
- [I.77] Clustered Microarchitectures, University of Madison – Wisconsin (USA), May 1999
- [I.78] Multithreaded Decoupled Access Execute Processors, University of Edinburgh (UK), December 1998
- [I.79] Clustered Speculative Multithreaded Architectures, University of Edinburgh (UK), December 1998
- [I.80] Beyond Superscalar Processors, Universidad de Cantabria – Santander (Spain), May 1998
- [I.81] Procesadores de Altas Prestaciones, Asociación de Técnicos de Informática (ATI), Madrid (Spain), June 1997
- [I.82] Microarquitectura de los Procesadores Paralelos, Universidad de Alcalá de Henares (Spain), April 1997
- [I.83] The Effectiveness of XOR-mapping schemes to eliminate cache conflict misses, University of Edinburgh (UK), August 1996
- [I.84] Procesadores Superscalares, Universidad de Las Palmas de Gran Canaria (Spain), May 1996
- [I.85] Procesadores Superscalares, Universidad de Málaga (Spain), March 1995

## 8. Director de Tesis Doctorales

- [PhD.1] Raúl Taranco, "Architectural Strategies to Enhance the Latency and Energy Efficiency of Mobile Continuous Visual Localization Systems"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, August 29, 2024  
Co-advisor: José María Arnau
- [PhD.2] Diya Joseph, "Improving Memory Access Efficiency for Real-Time Rendering in Tile-Based GPU Architectures"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, July 26, 2024  
Co-advisor: Juan Luis Aragón
- [PhD.3] David Corbalán Navarro, "Diseño de GPUs Eficientes Energéticamente Explotando la Coherencia entre Fotogramas y Optimizando los Accesos a Memoria"  
Universidad de Murcia  
Qualification: Excellent Cum Laude, June 26, 2023  
Co-advisor: Juan Luis Aragón
- [PhD.4] Daniel Pinto, "Acceleration of Automatic Speech Recognition for Low-Power Devices"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, November 09, 2022  
Co-advisor: José María Arnau
- [PhD.5] Albert Segura, "High-Performance and Energy-Efficient Irregular Graph Processing on GPU Architectures"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, February 18, 2021  
Co-advisor: José María Arnau
- [PhD.6] Franyell Silfa, "Energy-Efficient Architectures for Recurrent Neural Networks"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, January 25, 2021  
Co-advisor: José María Arnau
- [PhD.7] Marc Riera, "Low-Power Accelerators for Cognitive Computing"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, October 9, 2020  
Co-advisor: José María Arnau
- [PhD.8] Martí Anglada, "Exploiting Frame Coherence in Real-Time Rendering for Energy-Efficient GPUs"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, June 9, 2020  
Co-advisor: Joan Manuel Parcerisa
- [PhD.9] Reza Yazdani, "Ultra Low-Power, High-Performance Accelerator for Speech Recognition"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, July 25, 2019  
Co-advisor: José María Arnau
- [PhD.10] Hamid Tabani, "Low-Power Architectures for Automatic Speech Recognition"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, February 21, 2018  
Co-advisors: José María Arnau and Jordi Tubella
- [PhD.11] Sudhanshu Shekhar Jha, "Power-Constrained Aware and Latency-Aware Microarchitectural Optimizations in Many-Core Processors"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, October 5, 2016  
Co-advisors: Ayose Falcón and Jordi Tubella
- [PhD.12] Gem Dot, "Co-designed Solutions for Overhead Removal in Dynamically Typed Languages"  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Excellent Cum Laude, July 27, 2016  
Co-advisor: Alejandro Martínez



- [PhD.13] Aleksandar Brankovic, “Performance Simulation Methodologies for Hardware/Software Co-Designed Processors”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Excellent Cum Laude, March 17, 2015  
 Co-advisors: Kyriakos Stavrou and Enric Gibert
- [PhD.14] Rakesh Kumar, “Optimizing SIMD Execution on Hw/Sw Co-Designed Processors”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Excelente, July 24, 2014  
 Co-advisor: Alejandro Martínez
- [PhD.15] Shrikanth Ganapathy, “Reliability in the face of Variability in Nanometer Embedded Memories”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Excelente – Cum Laude, April 28th, 2014  
 Co-advisor: Ramon Canal and Antonio Rubio
- [PhD.16] Pedro López, “Efficient Hardware/Software Co-Designed Schemes for Low-Power Processors”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Sobresaliente – Cum Laude, March 17th, 2014  
 Co-advisor: Fernando Latorre and Enric Gibert
- [PhD.17] Stefan Bieschewski, “Design of a Distributed Memory Unit for Clustered Microarchitectures”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Apto, June 20th, 2013  
 Co-advisor: Joan Manuel Parcerisa
- [PhD.18] Govind Sreekar Shenoy, “Architecture Support for Intrusion Detection Systems”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Apto, October 30th, 2012  
 Co-advisor: Jordi Tubella
- [PhD.19] Carlos Madriles, “Mitosis Based Speculative Multithreaded Architectures”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Apto – Cum Laude, July 23rd, 2012  
 Co-advisors: Josep M. Codina and Pedro Marcuello
- [PhD.20] Abhishek Deb, “HW/SW Mechanisms for Instruction Fusion, Issue and Commit in Modern Microprocessors”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualificacion: Apto, May 3rd, 2012  
 Co-advisor: Josep M Codina
- [PhD.21] Indu Bhagat, “Code Optimizations for Narrow Bitwidth Architectures”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Apto – Cum Laude, February 23rd, 2012  
 Co-advisors: Enric Gibert and Jesús Sánchez.
- [PhD.22] Marc Lupon, “Architectural Support for High-Performance Hardware Transactional Memory Systems”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Sobresaliente – Cum Laude, December 23rd, 2011  
 Co-advisor: Grigorios Magklis
- [PhD.23] Javier Lira, “Managing Dynamic Non-Uniform Cache Architectures”  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Sobresaliente – Cum Laude, November 25th, 2011  
 Co-advisor: Carlos Molina  
 Recipient of the UPC PhD award (Premio extraordinario de doctorado de la UPC)
- [PhD.24] Rakesh Ranjan, “Speeding up Sequential Applications on Multicore Platforms”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Sobresaliente – Cum Laude, November 11th, 2010  
 Co-advisors: Fernando Latorre, Pedro Marcuello
- [PhD.25] Alex Aletà, “Instruction Scheduling for Clustered Processors Based on Graph Techniques”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Sobresaliente – Cum Laude, October 15th, 2009  
 Co-advisor: Josep M. Codina

- [PhD.26] Fernando Latorre, “Clustered Multithreaded Processors”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Sobresaliente – Cum Laude, June 18th, 2009  
 Co-advisor: José González
- [PhD.27] Eduardo Quiñones , “Predicated Execution and Register Windows for Out-of-Order Processors”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: Sobresaliente – Cum Laude, November 18th, 2008  
 Co-advisor: Joan M. Parcerisa
- [PhD.28] Josep Maria Codina, “Single-Phase Instruction Scheduling for Clustered Architectures”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, April 14th, 2008  
 Co-Advisor: Jesús Sánchez
- [PhD.29] Pedro Chaparro, “Thermal-Aware Microarchitectures”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, Feb. 17th, 2008  
 Co-Advisor: José González
- [PhD.30] Carlos Molina, “Microarchitectural Techniques to Exploit Repetitive Computations and Values”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, Dec 14th, 2005  
 Co-Advisor: Jordi Tubella
- [PhD.31] Álex Pajuelo, “Speculative Vectorization for Superscalar Processors”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, Nov 24th, 2005  
 Co-Advisor: Mateo Valero
- [PhD.32] Enric Gibert, “Clustered Data Cache Designs for VLIW Processors”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, Nov 16th, 2005  
 Co-Advisor: Jesús Sánchez
- [PhD.33] Jaume Abella, “Adaptive and Low-Complexity Microarchitectures for Power Reduction”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, July 19th, 2005  
 Recipient of the UPC PhD award (Premio extraordinario de doctorado de la UPC)
- [PhD.34] Joan Manuel Parcerisa, “Design of Clustered Superscalar Microarchitectures”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, June 17th, 2004
- [PhD.35] Ramon Canal, "Power- and Performance- Aware Architectures”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, June 14th, 2004  
 Co-Advisor: James E. Smith
- [PhD.36] Pedro Marcuello Pascual, “Speculative Multithreaded Processors”,  
 Universitat Politècnica de Catalunya (UPC)  
 Qualification: sobresaliente - Cum Laude, July 22nd, 2003
- [PhD.37] Teresa Monreal Arnal, “Técnicas Hardware para Optimizar el Uso de los Registros en Procesadores Superscalares”,  
 Universidad de Zaragoza  
 Qualification: sobresaliente - Cum Laude, June 17th, 2003  
 Co-Advisor: Mateo Valero and Víctor Viñals
- [PhD.38] Juan Luis Aragón Alcaraz, “Reducción de la Penalización de los Saltos Condicionales Mediante Estimación de Confianza”,  
 Universidad de Murcia  
 Qualification: sobresaliente - Cum Laude, February 25th, 2003  
 Co-Advisor: José González

- [PhD.39] Jesús Sánchez, “Smart Memory Management Through Locality Analysis”,  
Universitat Politècnica de Catalunya (UPC)  
Qualification: sobresaliente - Cum Laude, November 6th, 2001
- [PhD.40] José González, “Speculative Execution Through Value Prediction”,  
Universitat Politècnica de Catalunya (UPC)  
Qualification: sobresaliente - Cum Laude, January 18th, 2000
- [PhD.41] Luis Díaz de Cerio, “CALMANT: Un método sistemático para la ejecución de algoritmos con topología hipercubo en mallas y toros”,  
Universitat Politècnica de Catalunya (UPC)  
Qualification: sobresaliente - Cum Laude, December 14th, 1998  
Co-Advisor: Miguel Valero
- [PhD.42] Jordi Tubella, “Multipath: Un sistema para la programación lógica”,  
Universitat Politècnica de Catalunya (UPC)  
Qualification: Apto - Cum Laude, November 13th, 1996

## 9. Participación en Proyectos de I+D

### 9.1. Investigador Principal

1. Grupo de Investigación Consolidado SGR-Cat (2021 SRG 00383, AGAUR-Generalitat de Catalunya), 2022-2024.
2. Domain-Specific Architectures for Energy-Efficient Computing Systems (PID2020-113172RB-I00, Spanish National Research Agency), 2021-2025.
3. CoCoUnit: An Energy-Efficient Unit for Cognitive Computing (ERC-ADG-2018 833057, ERC Advanced Grant, H2020), 2019-2024.
4. Intelligent, Ubiquitous and Energy-Efficient Computing Systems (TIN2016-75344-R, Spanish National Research Agency), 2016-2020.
5. Grupo de Investigación Consolidado (2017SGR11, AGAUR-Generalitat de Catalunya), 2017-2019
6. IEEE Simposio Internacional en Arquitecturas de Alto Rendimiento, (TIN2015-63344-CIN, Ministerio de Economía y Competitividad), 2015
7. Intel Barcelona Research Center (Intel), 2002-2014
8. Cross-Layer Early Reliability Evaluation for the Computing Continuum (EU FP7, project num. 611404), 2013-2016
9. Terascale Reliable Adaptive Memory Systems (EU FP7, project num. 248789), 2010-2013
10. Microarquitectura y Compiladores para Futuros Procesadores II (TIN2010-19368, Ministerio de Ciencia e Innovación), 2010-2013
11. Microarquitectura y Compiladores para Futuros Procesadores (TIN2007-61763, Ministerio de Educación y Ciencia), 2007-2010
12. Grupo de Investigación Consolidado (2005SGR00950, AGAUR-Generalitat de Catalunya), 2005-2007
13. Variations-Aware Circuit Designs for Microprocessors (Intel), 2005-2008
14. Microarquitectura y Compiladores para Futuras Nanotecnologías (TIN2004-03072, Ministerio de Educación y Ciencia), 2004-2007
15. Power and Communication-Aware Microarchitectures (Intel), 2003-2006
16. Memory Architecture and Compiler Support for Clustered EPIC Processors (Intel), 2003-2006
17. Low Power High Performance Microarchitecture and Compilation (GR/R40005, EPSRC-United Kingdom), 2002-2005
18. Adaptive Microarchitectures for Power Reduction (Intel), 2002-2005
19. A Networked Training Initiative for Embedded Systems Design - ANTITESYS (EU IST Program), 2002-2004
20. Customized Memory Architectures for Embedded Processors (STMicroelectronics), 2001-2004
21. Speculative Vector Processors (Intel), 2001-2004
22. Memory Architectures for Multithreaded Processors (Intel), 2001-2004
23. Register File Extensions for High Level Semantics (Intel), 2000-2003
24. Consultancy on Technologies for Compilers and Microprocessors (STMicroelectronics), 2000-2001
25. Instruction Scheduling Techniques for Clustered VLIW architectures (Analog Devices Inc.), 2000-2003
26. The Subscalar Microarchitecture: An Ultra-Low Power Architecture (IBM), 2000-2003
27. Compiler Scheduling Techniques for ADI Digital Signal Processor (Analog Devices Inc.), 1999-2000
28. Herramientas de Análisis y Optimización de la Jerarquía de Memoria (TIC98-1704-CE, CICYT), 1999-2000
29. Memory Hierarchy Analysis and Optimization Tools for the End-User (EU ESPRIT project 24942), 1997-2001
30. Coopernet (EU ALFA), 1996-1997

31. Sinergia entre compilador y arquitectura en la computación de altas prestaciones (Acciones Integradas, Ministerio de Educación y Ciencia), 1996-1997
32. Supercomputer Highly Parallel System Software - SHIPS Software (EU ESPRIT project 9601), 1994-1996
33. Supercomputer Highly Parallel System – SHIPS (EU ESPRIT project 6253), March 1994-1995
34. European Declarative System – EDS (EU ESPRIT project 2025), 1989-1992

## **9.2. Miembro del Consejo Científico Asesor**

1. MANGO: Exploring Manycore Architectures for Next Generation HPC systems (EU H2020, project number 671668), 2015-2019

## **9.3. Investigador**

1. Microarquitectura y Compiladores para Futuros Procesadores III (TIN2013-44375-R, Ministerio de Economía y Competitividad), 2014-2017
2. Grupo de Investigación Consolidado (2014SGR1205, AGAUR-Generalitat de Catalunya), 2014-2016
3. Grupo de Investigación Consolidado (2009SGR1250, AGAUR-Generalitat de Catalunya), 2009-2013
4. Computación de altas prestaciones III (TIC2001-0995, CICYT), 2001-2004
5. UPC-USA Universities Collaboration (Fulbright, Ministerio de Educación y Ciencia), 1999-2001
6. Grupo de Investigación Consolidado (1999SGR00128, AGAUR-Generalitat de Catalunya), 1999-2001
7. Computación de altas prestaciones II (TIC 98/0511-C02-01, CICYT), 1998-2001
8. Short and Long Term Optimization of Electricity Generation and Trading in a Competitive Energy Market – SLOEGAT (EU ESPRIT), 1996-1999
9. Grupo de Investigación Consolidado (1997SGR0005, AGAUR-Generalitat de Catalunya), 1997-1999
10. Parallelisation of the Chirp Scaling Algorithm SAR Processor - PARSAR (EU ESPRIT PCI-II), 1996-1997
11. Grupo de Investigación Consolidado (95-00402, AGAUR-Generalitat de Catalunya), 1995-1997
12. Computación de altas prestaciones (TIC 95/429, CICYT), 1995-1998
13. Performance-critical Applications of Parallel Architectures – APPARC (EU ESPRIT), 1992-1995
14. Grupo de Investigación Consolidado (93-QUA003, AGAUR-Generalitat de Catalunya), 1993-1995
15. Arquitecturas paralelas orientadas a aplicaciones simbólicas (TIC 91/1036, CICYT), 1992-1994
16. Supercomputer Highly Parallel System – SHIPS (EU ESPRIT project 6253), 1992-March 1994
17. Diseño y evaluación de arquitecturas orientadas a lenguajes de alto nivel (TIC 89/0300), 1989-1991
18. Diseño de Arquitecturas Paralelas de Alta Velocidad a Bajo Coste (PA85-0314, CAICYT), 1985-1989

## 10. Organización de Simposios

### 10.1. Presidente del Programa

1. Intel European Technology Conference (IETC), Brussels (Belgium), November 27-28, 2012
2. 38th International Symposium on Computer Architecture (ISCA), San Jose, CA (USA), June 4-8, 2011
3. IEEE International Parallel and Distributed Processing Symposium (IPDPS), Rome (Italy), May 25-29, 2009. Program Vice-Chair
4. The 14th International Symposium on High-Performance Computer Architecture (HPCA), Salt Lake City, UT (USA), February 16-20, 2008
5. 37th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Portland (USA), Dec. 4-8, 2004
6. 17th Annual ACM International Conference on Supercomputing (ICS), San Francisco, CA (USA), June 23-26, 2003
7. 2003 Int. Symp. on Performance Analysis of Systems and Software (ISPASS), Austin (USA), 2003
8. 6th Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC), held in conjunction with the 35th Int. Symposium on Microarchitecture (MICRO), Istanbul (Turkey), 2002
9. 5th Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC), Austin (USA), 2001
10. Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC) in conjunction with the 33rd Int. Symposium on Microarchitecture, Monterrey (USA), 2000
11. Workshop on Computer Architecture Education, in conjunction with the 25<sup>th</sup> Int. Symposium on Computer Architecture, Barcelona (Spain), 1998
12. 3rd Euromicro Workshop on Parallel and Distributed Processing, San Remo (Italy), 1995

### 10.2. Presidente General

1. International Symposium on High-Performance Computer Architecture, Barcelona (Spain), March 12-16, 2016
2. 41st IEEE/ACM International Symposium on Microarchitecture, Lake Como, Italy, Nov. 8-12, 2008
3. 19th Euromicro Conference, Barcelona (Spain), 1993

### 10.3. Miembro del Comité Organizador

1. Industry Liaison Chair of the 47<sup>th</sup> International Symposium on Computer Architecture, Valencia (Spain), 2020.
2. Member of the Steering Committee of the Annual IEEE/ACM International Symposium on Microarchitecture since 2017.
3. Member of the Steering Committee of the International Symposium on Computer Architecture, from 2011 to 2013.
4. Member of the Steering Committee of the International Symposium on High-Performance Computer Architecture, from 2009 to 2011.
5. Member of the Steering Committee of the International Conference on Supercomputing, from 2003 to 2007
6. 10th Design, Automation and Test in Europe Conference (DATE 2007), Nice (France), April 16-20, 2007. **Co-organizer of the special session: “The ultimate microprocessor in 2020?”**
7. 8th Int. Symposium on High-Performance Computer Architecture (Workshop chair), Cambridge (USA), 2002
8. 25th. Int. Symp. on Computer Architecture (local chair for workshops and tutorials), Barcelona (Spain), 1998
9. Member of the Advisory Board of the Euro-Par Conference since 1995

#### 10.4. Miembro del Comité del Programa

1. 51<sup>st</sup> International Symposium on Computer Architecture (ISCA), Tokyo (Japan), June 21-25, 2025.
2. 57<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture (MICRO), Austin, TX (USA), Nov. 2-6, 2024.
3. 56<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture (MICRO), Toronto (Canada), Oct. 28-Nov. 1, 2023.
4. 50<sup>th</sup> International Symposium on Computer Architecture (ISCA), Orlando, FL (USA), June 19-21, 2023.
5. 29<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA), Montreal (Canada), Feb. 25 – March 1, 2023.
6. 49<sup>th</sup> International Symposium on Computer Architecture (ISCA), New York, NY (USA), June 18-22, 2022
7. 54<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture (MICRO), Athens, Greece, Oct. 16-20, 2021.
8. 48<sup>th</sup> International Symposium on Computer Architecture (ISCA), Valencia (Spain), May 22-26, 2021.
9. 27<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA), Seoul (South Korea), Feb. 27 – March 3, 2021.
10. 53<sup>rd</sup> IEEE/ACM International Symposium on Microarchitecture (MICRO), Athens, Greece, Oct. 17-21, 2020.
11. 47<sup>th</sup> International Symposium on Computer Architecture (ISCA), Valencia (Spain), May 30-June 3, 2020.
12. 26<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA), San Diego, CA (USA), Feb. 22-26, 2020.
13. 52<sup>nd</sup> IEEE/ACM International Symposium on Microarchitecture (MICRO), Columbus, OH (USA), Oct. 12-16, 2019.
14. International Workshop on Exploitation of High Performance Heterogeneous Architectures and Accelerators, as part of 17<sup>th</sup> International Conference on High Performance Computing and Simulation, Dublin (Ireland), July 15-19, 2019.
15. 25<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA), Washington, DC (USA), Feb. 16-20, 2019.
16. 51<sup>st</sup>. Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Fukuoka City (Japan), Oct. 20-24, 2018.
17. 45<sup>th</sup> International Symposium on Computer Architecture (ISCA), Los Angeles, CA (US), June 1-6, 2018.
18. 24<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA), Vienna (Austria), Feb. 24-28, 2018.
19. 44<sup>th</sup> International Symposium on Computer Architecture (ISCA), Toronto (Canada), June 24-28, 2017.
20. 23<sup>rd</sup>. International Symposium on High-Performance Computer Architecture (HPCA), Austin TX (USA), Feb. 4-8, 2017.
21. 43<sup>rd</sup>. International Symposium on Computer Architecture (ISCA), Seoul (South Korea), June 18-22, 2016.
22. International Symposium on Code Generation and Optimization (CGO), Barcelona (Spain), March 12-18, 2016.
23. 2<sup>nd</sup> Workshop on Approximate Computing, in conjunction with HiPEAC Conference, Prague (Czech Republic), Jan. 20, 2016.
24. 27<sup>th</sup> International Symposium on Computer Architecture and High Performance Computing, Santa Catarina (Brazil), Oct. 18-21, 2015.
25. 1<sup>st</sup> International Workshop on High-Performance Interconnection Networks Towards the Exascale and Big-Data Era, in conjunction with IEEE Cluster Conference, Chicago IL (USA), Sept. 8, 2015.
26. 42<sup>nd</sup> International Symposium on Computer Architecture (ISCA), Portland OR (USA), June 13-17, 2015.
27. 1<sup>st</sup> International Workshop on Reliability and Aging in Forthcoming Electronic Systems, Cluj-Napoca (Romania), May 28-29, 2015.
28. 20th Int. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Istanbul (Turkey), March 14-18, 2015
29. The 21st IEEE International Symposium on High-Performance Computer Architecture (HPCA), USA, February 2015.

30. The 20th IEEE International Symposium on High Performance Computer Architecture (HPCA), collocated with PPOPP-2014 and CGO-2014, Orlando, FL (USA), February 15-19, 2014
31. The 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Davis, CA (USA), December 7-11, 2013
32. The 5th USENIX Workshop on Hot Topics in Parallelism (HotPar2013), San Jose, CA (USA), June 24-25, 2013
33. The 19th IEEE International Symposium on High Performance Computer Architecture, collocated with PPOPP-2013 and CGO-2013, Shenzhen (China), February 23-27, 2013
34. 39th Intl Symposium on Computer Architecture (ISCA), Portland, OR (USA), June 9-13, 2012
35. 44th IEEE/ACM International Symposium on Microarchitecture (MICRO), Porto Alegre (Brazil), December 3-7, 2011
36. The 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Newport Beach, CA (USA), March 5 - 11, 2011
37. The 17th International Symposium on High-Performance Computer Architecture (HPCA), San Antonio, TX (USA), February 12-16, 2011
38. The 37th ACM IEEE International Symposium on Computer Architecture (ISCA), Saint-Malo (France), June 19-23, 2010
39. International Conference on Compiler Construction, Paphos (Cyprus), March 20-28, 2010
40. The International Symposium on High-Performance Computer Architecture (HPCA), Bangalore (India), January 9-13, 2010
41. The 2nd Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT), held in conjunction with the 36th Annual International Symposium on Computer Architecture (ISCA), Austin, TX (USA), June 20-24, 2009
42. The 36th Annual International Symposium on Computer Architecture (ISCA), Austin, TX (USA), June 20-24, 2009
43. The 15th International Symposium on High-Performance Computer Architecture (HPCA), Raleigh, NC (USA), February 14-18, 2009
44. The 15th Annual IEEE International Conference of High Performance Computing (HiPC 2008), Bangalore (India), December 17-20, 2008
45. Parallel Architectures and Compilations Techniques (PACT), Toronto (Canada), October 25-29, 2008
46. 11th Euromicro Conference on Digital System Design (DSD), Parma (Italy), September 3-5, 2008
47. The 35th Annual International Symposium on Computer Architecture (ISCA 2008), Beijing (China), June 21-25, 2008
48. 22nd ACM International Conference on Supercomputing (ICS), Island of Kos, Aegean Sea (Greece), June 7-12, 2008
49. The Workshop on Design, Architecture and Simulation of Chip Multi-Processors (dasCMP), held in conjunction with the 40th Annual International Symposium on Microarchitecture (MICRO), Chicago, IL (USA), December 2, 2007
50. The 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Chicago, IL (USA), December 1-5, 2007
51. The 2nd International Conference on Nano-Networks, Catania (Italy), September 24-26, 2007.
52. The 10th Euromicro Conference on Digital System Design (DSD), Lübeck (Germany), August 29-31, 2007
53. The 34th International Symposium on Computer Architecture (ISCA), San Diego, CA (USA), June 9-13, 2007
54. The 2007 International Symposium on Code Generation and Optimization (CGO), San Jose, CA (USA), March 11-14, 2007
55. Intel Power Conference, Inn and Spa at Loretto, Santa Fe, NM (USA), Dec. 14-15, 2006
56. Workshop on Design, Architecture and Simulation of Chip Multi-Processors (dasCMP), held in conjunction with the 39th Annual International Symposium on Microarchitecture, Orlando, FL (USA), December 10, 2006
57. The 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Orlando, FL (USA), December 9-13, 2006



58. 2006 IEEE International Symposium on Workload Characterization (IISWC), Hilton Hotel, San Jose, CA (USA), October 25-28, 2006
59. Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Hilton Hotel, San Jose, CA (USA), October 21, 2006
60. 1st International Conference on Nano-Networks (Nano-Net 2006), Lausanne (Switzerland), September 14-16, 2006
61. The 9th Euromicro Conference on Digital System Design (DSD), Conference Hotel Croatia, Cavtat (Croatia), August 30 - September 1, 2006
62. 7th Workshop on Complexity-Effective Design (WCED), Boston, MA (USA), June 18, 2006
63. 33rd Annual International Symposium on Computer Architecture (ISCA), Boston, MA (USA), June 17-21, 2006
64. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Austin, TX (USA), March 19-21, 2006
65. 12th Annual IEEE International Conference on High Performance Computing (HiPC), Goa, India, December 18-21, 2005
66. 1st Workshop on Architectural Reliability (WAR), held in conjunction with the 38th International Symposium on Microarchitecture (MICRO), New Hilton Diagonal Mar Hotel, Barcelona (Spain), Sunday, November 13th, 2005
67. IEEE International Symposium on Workload Characterization (IISWC), Crowne Plaza Austin Hotel, Austin, TX (USA), October 6-8, 2005
68. IEEE International Conference on Computer Design (ICCD), San Jose, CA (USA), October 2-5, 2005
69. The 8th Euromicro Conference on Digital System Design (DSD), Porto (Portugal), August 30th, September 3rd, 2005
70. The 6th Workshop on Complexity-Effective Design (WCED), in conjunction with the 32nd Annual International Symposium on Computer Architecture, Madison (WI), June 4-8, 2005
71. The 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Denver, CO (USA), April 4-8, 2005
72. The 14th International Conference on Compiler Construction (CC), Edinburgh (UK), April 4-8, 2005
73. 3rd Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO), San Jose, CA (USA), March 20-23, 2005
74. The 9th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT), held in conjunction with the 11th International Symposium on High-Performance Computer Architecture (HPCA), San Francisco (USA), February 12-16, 2005
75. 11th International Symposium on High-Performance Computer Architecture (HPCA), San Francisco (USA), February 12-16, 2005
76. Workshop on Memory Performance: Dealing with Applications, Systems and Architecture (MEDEA), in conjunction with the Int. Conference on Parallel Architectures and Compilation Techniques (PACT), Antibes Juan-Les Pins (France), 2004
77. 5th Int. Conference on Control, Virtual Instrumentation and Digital Systems, Mexico (Mexico), 2004
78. Ninth Asia-Pacific Computer Systems Architecture Conference, Beijing (China), 2004
79. 8th Int. Workshop on Software and Compilers for Embedded Systems (SCOPEs), Amsterdam (The Netherlands), 2004
80. 2004 Euromicro Symposium on Digital System Design (DSD), Rennes (France), 2004
81. 18th Int. Conference on Supercomputing, Saint Malo (France), 2004
82. Workshop on Complexity-Effective Design (WCED), held in conjunction with the 31st Int. Symp. on Computer Architecture, Munich (Germany), 2004
83. International Parallel and Distributed Processing Symposium, Santa Fe (USA), 2004
84. 2nd Annual IEEE/ACM International Symposium on Code Generation and Optimization, San Jose (USA), 2004
85. 1st International Workshop on Embedded Computing, in conjunction with the 24th Int. Conf. on Distributed Computing Systems (ICDCS), Tokyo (Japan), 2004

86. ACM Symposium on Applied Computing (SAC), Nicosia (Cyprus), 2004
87. International Symposium on Performance Analysis of Systems and Software (ISPASS), Austin (USA), 2004
88. 8th Annual Workshop on Interaction between Compilers and Computer Architecture, held in conjunction with the 10th Int. Symposium on High-Performance Computer Architecture (HPCA), Madrid (Spain), 2004
89. 10th Int. Symposium on High-Performance Computer Architecture (HPCA), Madrid (Spain), 2004
90. 12th Euromicro Conference on Parallel, Distributed and Networked Based Processing, A Coruña (Spain), 2004
91. 36th Int. Symposium on Microarchitecture (MICRO), San Diego (USA), 2003
92. 21st Int. Conference on Computer Design, San Jose (USA), 2003
93. Workshop on Memory Performance: Dealing with Applications, Systems and Architecture (MEDEA), in conjunction with the Int. Conference on Parallel Architectures and Compilation Techniques (PACT), New Orleans (USA), 2003
94. 7th Int. Workshop on Software and Compilers for Embedded Systems (SCOPES), Vienna (Austria), 2003
95. 2003 Euromicro Symposium on Digital System Design (DSD), Antalya (Turkey), 2003
96. Workshop on Complexity-Effective Design (WCED), held in conjunction with the 30 th Int. Symp. on Computer Architecture, San Diego (USA), 2003
97. 30th Int. Symp. on Computer Architecture, San Diego (USA), 2003
98. 1st Annual IEEE/ACM Int. Symp. on Code Generation and Optimization, San Francisco (USA), 2003
99. 18th ACM Symp. on Applied Computing (SAC), Melbourne (USA), 2003
100. 7th Annual Workshop on Interaction between Compilers and Computer Architecture, held in conjunction with the 9th Int. Conference on High-Performance Computer Architecture (HPCA), Anaheim (USA), 2003
101. 9th Int. Conference on High-Performance Computer Architecture (HPCA), Anaheim (USA), 2003
102. 2003 Euromicro Conference on Parallel, Distributed and Networked-Based Processing, Genova (Italy), 2003
103. 35th Int. Symposium on Microarchitecture (MICRO), Istanbul (Turkey), 2002
104. Workshop on Memory Access Decoupled Architecture and Related Issues (MEDEA), in conjunction with the International Conference on Parallel Architectures and Compilation Techniques (PACT), Charlottesville (USA), 2002
105. 2002 International Conference on Computer Design, Freiburg (Germany), 2002
106. 2002 Euromicro Symposium on Digital System Design (DSD), Dortmund (Germany), 2002
107. Workshop on Complexity-Effective Design (WCED), held in conjunction with the 29th Int. Symp. on Computer Architecture, Anchorage (USA), 2002
108. 6th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT), in conjunction with the 8th Int. Symp. on High-Performance Computer Architecture, Cambridge (USA), 2002
109. Power Aware Computing Systems Workshop, in conjunction with the 8th Int. Symp. on High-Performance Computer Architecture, Cambridge (USA). 2002
110. 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, Las Palmas de Gran Canaria (Spain), 2002
111. Workshop on Memory Access Decoupled architecture and Related Issues (MEDEA), in conjunction with the International Conference on Parallel Architectures and Compilation Techniques (PACT), Barcelona (Spain), 2001
112. Workshop on Complexity-Effective Desing (WCED), in conjunction with the 28th Int. Symp. on Computer Architecture, Goteborg (Sweden), 2001
113. 34th. International Symposium on Microarchitecure (MICRO), Austin (USA), 2001
114. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Tucson (USA), 2001
115. 15th International Conference on Supercomputing (ICS), Sorrento (Italy), 2001
116. 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT), Barcelona (Spain), 2001
117. 2001 Euromicro Symposium on Digital System Design (DSD), Warsaw (Poland), 2001

118. 5th. Ann. Workshop on Interaction between Compilers and Computer Architecture (INTERACT) in conjunction with HPCA-7, Monterrey (Mexico), 2001
119. 9th Euromicro Workshop on Parallel and Distributed Processing, Mantova (Italy), 2001
120. 4th Workshop on Multithreaded Execution, Architecture and Compilation, in conjunction with International Symposium on Microarchitecture (MICRO), Monterey, CA (USA), 2000
121. Memory Access Decoupling for Superscalar and Multiple Issue Architectures Workshop (MEDEA), in conjunction with PACT 2000, Philadelphia (USA), 2000
122. 3rd. Int. Conf. on Compilers, Architectures and Synthesis for Embedded Computing Systems, San Jose (USA), 2000
123. Workshop on Solving the Memory Wall, in conjunction with International Symposium on Computer Architecture (ISCA), Vancouver (Canada), 2000
124. The International Symposium on High Performance Computing, Tokyo (Japan), 2000
125. 26th Euromicro Conference - Symposium on Digital Systems Design (DSD), Maastricht (The Netherlands), 2000
126. 27th Ann. Int. Symposium on Computer Architecture (ISCA), Vancouver (Canada), 2000
127. 4th. Ann. Workshop on Interaction between Compilers and Computer Architecture (INTERACT) in conjunction with the 6th. Int. Symp. on High-Performance Computer Architecture, Toulouse (France), 2000
128. Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC) in conjunction with the 6th. Int. Symp. on High-Performance Computer Architecture, Toulouse (France), 2000
129. 8th. Euromicro Workshop on Parallel and Distributed Processing, Rhodos (Greece), 2000
130. Euromicro Workshop on Digital Systems Design (DSD), Milan (Italy), 1999
131. 7th. Euromicro Workshop on Parallel and Distributed Processing, Funchal (Portugal), 1999
132. Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC) in conjunction with the 5th. Int. Symp. on High-Performance Computer Architecture, Orlando (USA), 1999
133. 31st. ACM/IEEE Int. Symposium on Microarchitecture (MICRO), Dallas (USA), 1998
134. Euromicro Workshop on Digital Systems Design, Västerås (Sweden), 1998
135. 6th. Euromicro Workshop on Parallel and Distributed Processing, Madrid (Spain), 1998
136. Distributed Computer Communication Networks, Tel-Aviv (Israel), 1997
137. Euromicro Workshop on Computational Intelligence, Budapest (Hungary), 1997
138. 23rd Euromicro Conference, Budapest (Hungary), 1997
139. Distributed Computer Communication Networks, Tel-Aviv (Israel), 1996
140. 22nd Euromicro Conference, Prague (Czech Republic), 1996
141. 2nd. International Conference on Massively Parallel Computing Systems, Ischia (Italy), 1996
142. 4th Euromicro Workshop on Parallel and Distributed Processing, Braga (Portugal), 1996
143. 21st Euromicro Conference, Como (Italy), 1995
144. 2nd Euromicro Workshop on Parallel and Distributed Processing, Málaga (Spain), 1994

## 11. Comité Editorial de Revistas

1. Member of the Program Committee of the IEEE Micro Special Issue on Top Picks from the 2024 Computer Architecture Conferences, July-August 2025.
2. Member of the Program Committee of the IEEE Micro Special Issue on Top Picks from the 2023 Computer Architecture Conferences, July-August 2024.
3. Member of the Program Committee of the IEEE Micro Special Issue on Top Picks from the 2022 Computer Architecture Conferences, July-August 2023.
4. Member of the Program Committee of the IEEE Micro Special Issue on Top Picks from the 2021 Computer Architecture Conferences, May-June 2022.
5. Member of the Program Committee of the IEEE Micro Special Issue on Top Picks from 2013 Computer Architecture Conferences, May-June 2014.
6. Associate Editor of ACM Transactions on Parallel Computing, from 2012 to 2023.
7. Associate Editor of IEEE Computer Architecture Letters, from January 2010 to May 2014.
8. Co-Chair of Program Committee IEEE MICRO Special Issue on Top Picks from 2006 Computer Architecture Conferences, Jan.-Feb. 2007.
9. Member of Program Committee of the IEEE MICRO Special Issue on Top Picks from 2005 Computer Architecture Conferences, Jan.-Feb. 2006.
10. Associate Editor of the Journal IEEE Transactions on Computers, 2004-2009.
11. Associate Editor of the Journal ACM Transactions on Architecture and Code Optimization, 2003-2017.
12. Associate Editor of the Journal IEEE Transactions on Parallel and Distributed Systems, 2003-2008.
13. Member of the Editorial Board of the Journal of Embedded Computing, 2003-2012.
14. Member of the Editorial Board of the Special Edition about “Tools and Environments for Parallel Program Development” of the Journal of Systems Architecture, 1999.
15. Member of the Editorial Board of the Journal Novática, working as technical responsible for the Computer Architecture area, 1998-2002.
16. Member of the Editorial Board of the Special Edition about “Parallel Systems Engineering” of the Journal of Systems Architecture, 1996.
17. Member of the Editorial Board of the Journal Informática y Automática, working as technical responsible for the Computer Architecture area, 1992-2000.

## 12. Patentes Concedidas

(todas están actualmente en explotación)

- [P.1] G. Savransky, R. Ronen and A. González, “System and Method of Reducing the Number of Copies from Alias Registers to Real Registers in the Commitment of Instructions”. US patent number 7,024,542, issued 04/04/2006.
- [P.2] P. Marcuello, A. González, H. Wang, J.P. Shen, P. Hammarlund, G.F. Hoflehner, P.H. Wang and S. S-W Liao, “Control-Quasi-Independent-Points Guided Speculative Multithreading”, China patent number 03156069.5, issued 08/09/2006; China patent number 200310121592.4, issued 02/28/2007.
- [P.3] P. Chaparro, J. González and A. González, “Temperature-Aware Steering Mechanism”, Korea patent number 10-0634931, issued 10/10/2006; Taiwan patent number I285306, issued 08/11/2007; US patent number 7,330,983, issued 02/12/2008; China patent number 200510078948.X, issued 05/14/2008; European patent, pending, filed in November 12, 2013, filing number 13192451.6.
- [P.4] J. González and A. González, “An Apparatus and Method for an Energy Efficient Clustered Micro-Architecture”, US patent number 7,194,643, issued 03/20/2007.
- [P.5] F. Latorre, J. González and A. González, “Register Allocation Technique”, US patent number 7,313,675, issued 12/25/2007.
- [P.6] G. Magklis, J. González and A. González, “Frequency and Voltage Scaling Architecture”, US patent number 7,434,073, issued 10/07/2008; Great Britain patent number GB2432939, issued 01/21/2009; Germany patent number DE112005002416, issued 04/30/2009; China patent number ZL0580033614.9, issued 03/03/2010; Japan patent number 4,860,624, issued 11/16/2011.
- [P.7] J. Abella, X. Vera, O. Unsal and A. González, “NBTI-Resilient Memory Cells with Nand Gates”, US patent number 7,447,054, issued 11/04/2008; Korea patent number 10-1059062, issued 08/17/2011; Japan patent number 5095741, issued 09/28/2012; China patent number ZL200680055721.6, issued 02/06/2013; Germany patent, pending, filed in September 28, 2006, filing number DE112006004002T5.
- [P.8] J. Sánchez, C. García, C. Madriles, P. Rundberg, P. Marcuello and A. González, “Selection of Spawning Pairs for a Speculative Multithreaded Processor”, US patent number 7,458,065, issued 11/25/2008.
- [P.9] F. Latorre, J. González and A. González, “Multithreaded Clustered Microarchitecture with Dynamic Back-End Assignment”, US patent number 7,478,198, issued 01/13/2009.
- [P.10] O. Ergin, O. Unsal, X. Vera and A. González, “Reducing the Soft Error Vulnerability of Stored Data”, US patent number 7,558,992, issued 07/07/2009; Korean patent number 10-1001068, issued 12/07/2010.
- [P.11] J. Abella, X. Vera, J. Carretero, A. Piñeiro and A. González, “Memory Content Inverting to Minimize NTBI Effects”, US patent number 7,577,015, issued 08/18/2009.
- [P.12] X. Vera, O. Ergin, O. Unsal and A. González, “Clustered Variations-Aware Microarchitecture”, US patent number 7,600,145, issued 10/06/2009; Korean patent number 10-0971806, issued 07/15/2010; China patent number ZL200580051928.1, issued 11/02/2011.
- [P.13] J. González and A. González, “Apparatus for an Energy Efficient Clustered Micro-Architecture”, US patent number 7,657,766, issued 02/02/2010.
- [P.14] A. González, Q. Cai, J. González, P. Chaparro, G. Magklis and R. Rakvic, “Meeting Point Thread Characterization”, US patent number 7,665,000, issued 02/16/2010.
- [P.15] X. Vera, J. Abella, J. González, A. Piñeiro, A. González and R. Ronen, “Selectively Protecting a Register File”, US patent number 7,689,804, issued 03/30/2010.
- [P.16] G. Magklis, J. González, P. Chaparro, Q. Cai and A. González, “Compressing Address Communications between Processors”, US patent number 7,698,512, issued 04/13/2010.
- [P.17] P. Chaparro, G. Magklis, J. González and A. González, “Leakage Power Estimation”, GB patent number 2457752, issued 05/07/2010; US patent number 7,814,339, issued 10/12/2010; Korea patent number 10-1048751, issued 07/06/2011; China patent, pending, filed in June 30, 2006, filing number 200680054765.7; continuation to filing number 200680054765.7, pending, filed in June 30, 2006, filing number 201210363721.X; Japan patent, pending, filed in June 30, 2006, filing number 2009-510475.

- [P.18] H. Wang, T. Aamodt, P. Marcuello, J.W. Stark, J.P. Shen, A. González, P. Hammarlund, G.F. Hoflehner, P.H. Wang and S. S-W Liao, “Speculative Multi-Threading for Instruction Prefetch and/or Trace Pre-Build”, US patent number 7,814,469, issued 10/12/2010.
- [P.19] X. Vera, O. Ergin, O. Unsal, J. Abella, A. González, “Detecting Soft Errors via Selective Re-execution”, Korean patent number 10-0990591, issued 10/21/2010; US Patent number 8,090,996, issued 01/03/2012; China patent number ZL200680054141.5, issued 10/16/2013.
- [P.20] X. Vera, O. Unsal, O. Ergin, J. Abella and A. González, “Enhancing Reliability of a Many-Core Processor”, Japan patent number 4653841, issued 12/24/2010; US patent number 8,074,110, issued 12/06/2011; China patent number CN101390067A, issued 12/05/2012; continuation to patent number 8,074,110, Japan patent number 5328743, issued 08/02/2013.
- [P.21] F. Latorre, J. González and A. González, “Multithreaded Clustered Microarchitecture with Dynamic Back-End Assignment”, continuation to 7,478,198, US patent number 7,996,617, issued 08/09/2011.
- [P.22] J. Moses, A. Piñeiro, D. Newell, E. Gibert, R. Iyer, J. Abella, J.M. Codina, R. Illikkal, P. López, F. Latorre, S. Makineni and A. González, “Cache Sharing Based Thread Control”, US patent number 7,895,415, issued 02/22/2011.
- [P.23] Q. Cai, J. González, P. Chaparro, G. Magklis and A. González, “Thread Migration to Improve Power Efficiency in a Parallel Processing Environment”, US patent number 7,930,574, issued 04/19/2011.
- [P.24] C. Madriles, C. García Quiñones, P. Marcuello, J. Sánchez, F. Latorre and A. González, “Method, Apparatus and System Applied in A Cache Memory Coherence Protocol”, China patent number ZL200680054734.1, issued 11/16/2011.
- [P.25] C. Wilkerson, M. Khellah, V. De, M. Zhang, J. Abella, J. Carretero, P. Chaparro, X. Vera, A. González, “Disabling cache portions during low voltage operations”, US Patent number 8,103,830, issued 01/24/2012.
- [P.26] X. Vera, J. Abella, O. Unsal, O. Ergin and A. González, “Dynamically Estimating Lifetime of a Semiconductor Device”, US patent number 8,151,094, issued 04/03/2012; China patent number ZL200580052138.5, issued 02/13/2013; second continuation to China patent number ZL200580052138.5, pending, filed in December 30, 2005, publication number CN103150221 A; continuation to China patent number ZL200580052138.5, pending, filed in December 30, 2005, publication number CN102831019 A; German patent number, pending, filed in December 30, 2005, publication number DE 11 2005 003 788T5.
- [P.27] C. Madriles, P. Rundberg, J. Sánchez, C. García, P. Marcuello and A. González, “Multi-Version Register File for Multithreading Processors with Live-in Precomputation”, US Patent number 8,166,282, issued 04/24/2012.
- [P.28] Q. Cai, J. González, P. Chaparro, G. Magklis and A. González, “Thread Migration to Improve Efficiency in a Parallel Processing Environment”, continuation to patent number 7,930,574, US Patent number 8,166,323, issued 04/24/2012.
- [P.29] C. Madriles, C. García, P. Marcuello, J. Sánchez, F. Latorre and A. González, “Enabling Speculative State Information in a Cache Coherency Protocol”, US patent number 8,185,700, issued 05/22/2012.
- [P.30] F. Latorre, G. Magklis, E. Gibert, J.M. Codina and A. González, “Achieving Coherence Between Dynamically Optimized Code and Original Code”, US patent number 8,190,652, issued 05/29/2012.
- [P.31] E. Gibert, J.M. Codina, F. Latorre, A. Piñeiro, P. López and A. González, “Access of Register Files of Other Threads Using Synchronization”, US patent number 8,261,046, issued 09/04/2012; Japan patent number 5283739, issued 06/07/2013; China patent, pending, filed in October 27, 2006, application number 200680056225.2.
- [P.32] C. Wilkerson, M. Khellah, V. De, M. Zhang, J. Abella, J. Carretero, P. Chaparro, X. Vera, A. González, “Disabling cache portions during low voltage operations”, continuation to patent number 8,103,830, US Patent number 8,291,168, issued 10/16/2012; Korea patent number 10-1252367, issued 04/02/2013; Taiwan patent number I420294, issued 12/21/2013; China patent number ZL200910222700.4, issued 09/25/2013; Brasil patent, pending, filed in September 23, 2009, filing number PI 0913782-3; Japan patent, pending, filed in September 23, 2009, filing number 2011-528093.
- [P.33] A. González, C. Madriles, F. Latorre, R. Martinez, E. Gibert, P. López, A. Martinez and J.M. Codina, “Register Checkpointing Mechanism for Multithreading”, European, Germany, Great Britain and Netherlands Patent number 2239657, issued 11/21/2012; Japan patent number 5242620, issued 04/12/2013; China patent, pending, filed in April 6, 2010, filing number 201010161083.4.
- [P.34] X. Vera, J. Abella, J. Carretero and A. González, “Protecting Data Storage Structures from Intermittent Errors”, US Patent number 8,352,812, issued 01/08/2013.

- [P.35] X. Vera, O. Ergin, O. Unsal, J. Abella, A. González, “Detecting Soft Errors via Selective Re-Execution”, continuation to Patent number 8,090,996, US Patent number 8,402,310, issued 03/19/2013.
- [P.36] G. Magklis, J. González and A. González, “Frequency and Voltage Scaling Architecture”, continuation to patent number 4860624, Japan patent number P5159931, issued 12/21/2012; continuation to patent number 7,434,073, US patent number 8,407,497, issued 03/26/2013.
- [P.37] F. Latorre, J. González and A. González, “Multithreaded Clustered Microarchitecture with Dynamic Back-End Assignment”, continuation to patents number 7,478,198 and 7,996,617, US patent number 8,423,716, issued 04/16/2013.
- [P.38] J. Abella, X. Vera, J. Carretero, P. Chaparro and A. González, “Memory Apparatuses with Low Supply Voltages”, US Patent number 8,477,558, issued 07/02/2013.
- [P.39] F. Latorre, J.M. Codina, E. Gibert, P. López, C. Madriles, A. Martínez, R. Martínez, A. González, “Systems, Methods, And Apparatuses to Decompose a Sequential Program into Multiple Threads, Execute Said Threads, and Reconstruct the Sequential Execution”, Korea patent number 10-1292439, issued 07/26/2013; US patent number 8,909,902, issued 12/09/2014; Brazil patent, pending, filed in November 24, 2009, serial number PI0920541-1; China patent, pending, filed in November 24, 2009, serial number 200980139244.5; Japan patent, pending, filed in November 24, 2009, serial number 2011-536625.
- [P.40] J. Abella, X. Vera and A. González, “Reducing Aging Effect on Registers”, US patent number 8,578,137, issued 11/05/2013.
- [P.41] P. Lopez, F. J. Sánchez, J. M. Codina, E. Gibert, F. Latorre, G. Magklis, P. Marcuello and A. González, “A Replacement Policy for Hot Code Detection”, US patent number 8,612,698, issued 12/17/2013.
- [P.42] G. Magklis, J. González and A. González, “Frequency and Voltage Scaling Architecture”, second continuation to US patent number 7,434,073, US Patent number 8,689,029, issued 04/01/2014.
- [P.43] H. Wang, T. Aamodt, P. Marcuello, J.W. Stark, J.P. Shen, A. González, P. Hammarlund, G.F. Hoflehner, P.H. Wang and S. S-W Liao, “Speculative Multi-Threading for Instruction Prefetch and/or Trace Pre-Build”, continuation to US patent number 7,814,469, US Patent number 8,719,806, issued 05/06/2014.
- [P.44] Q. Cai, J. González, P. Chaparro, G. Magklis and A. González, “Thread Migration to Improve Power Efficiency in a Parallel Processing Environment”, second continuation to patent numbers 7,930,574 and 8,166,323, US Patent number 8,806,491, issued 08/12/2014.
- [P.45] C. García Quiñones, J. Sánchez, C. Madriles, P. Marcuello and A. González, “Branch Pruning in Architectures with Speculative Support”, US Patent Number 8,813,057, issued 08/19/2014.
- [P.46] G. Magklis, J. González and A. González, “Frequency and Voltage Scaling Architecture”, third continuation to US patent number 7,434,073, US Patent number 9,047,014, issued 06/02/2015.
- [P.47] E. Gibert, F. Latorre, J.M. Codina, C. Gomez, A. González, M. Hyuseinova, C. Kotselidis, P. Lopez, M. Lupon, C. Madriles, G. Magklis, P. Marcuello, R. Martinez, A. Martinez, D. Ortega, D. Pavlou, K. Stavrou, G. Tournavitis and P. Xekalakis, “Support for Speculative Ownership Without Data”, Korea Patent number 10-1529036, issued 06/16/2015; Japan Patent number JP-5771289 issued 08/26/2015; Patent Cooperation Treaty patent, pending, filed in December 29, 2011, filing number PCT/US11/067865; US patent, pending, filed in December 29, 2011, filing number 13/994,686; China patent, pending, filed in December 29, 2011, filing number 201180068658.0; Brasil patent, pending, filed in December 29, 2011, filing number BR 11 2013 019106-6; Taiwan patent, pending, filed in December 26, 2012, filing number 101150125.
- [P.48] C. Wilkerson, M. Khellah, V. De, M. Zhang, J. Abella, J. Carretero, P. Chaparro, X. Vera, A. González, “Disabling cache portions during low voltage operations”, second continuation to US Patent number 8,103,830, US Patent number 9,678,878, issued 06/13/2017.
- [P.49] K. Stavrou, E. Gibert, J.M. Codina, C. Gomez Requena, A. González, M. Hyuseinova, C. Kotselidis, F. Latorre, P. Lopez, M. Lupon, C. Madriles, G. Magklis, P. Marcuello, A. Martinez, R. Martinez, D. Ortega, D. Pavlou, G. Tournavitis and P. Xekalakis, “Managed Instruction Cache Prefetching”, US Patent number 9,811,341, issued 11/07/2017.
- [P.50] P. Lopez, C. Madriles, A. Martinez, R. Martinez, J.M. Codina, E. Gibert, F. Latorre, A. González, “Utilization of Register Checkpointing Mechanism with Pointer Swapping to Resolve Multithreading Mis-speculations”, US Patent number 9,940,138, issued 04/10/2018.

- [P.51] R. Martínez, E. Gibert, P. Lopez, M. Torrents, P. Xekalakis, G. Tournavitis, K. Stavrou, D. Pavlou, D. Ortega, A. Martinez, P. Marcuello, G. Magklis, J.M. Codina, C. Gomez, A. González, M. Hyuseinova, C. Kotselidis, F. Latorre, M. Lupon and C. Madriles, “Propagating a Prefetching Profile Bit from a Prefetch Queue to a Data Cache to Indicate that a Line Was Prefetched in Response to an Instruction within a Code Region”, US Patent number 10,013,326, issued 07/03/2018.
- [P.52] C. Wilkerson, M. Khellah, V. De, M. Zhang, J. Abella, J. Carretero, P. Chaparro, X. Vera, A. González, “Disabling cache portions during low voltage operations”, third continuation to US Patent number 8,103,830, US Patent number 10,528,473, issued 01/07/2020.
- [P.53] F. Latorre, J.M. Codina, E. Gibert, P. López, C. Madriles, A. Martínez, R. Martínez and A. González, “Merging level cache and data cache units having indicator bits related to speculative execution”, US Patent number 10,621,092, issued 04/14/2020.



### 13. Premios y Distinciones

1. HiPEAC award for his paper “K-D Bonsai: ISA Extensions to Compress K-D Trees for Autonomous Driving Tasks” published in International Symposium on Computer Architecture, 2023.
2. HiPEAC award for his paper “DTeXL: Decoupled Raster Pipeline for Texture Locality” published in International Symposium on Microarchitecture, 2022.
3. HiPEAC award for his paper “TCOR: A Tile Cache with Optimal Replacement” published in International Symposium on High-Performance Computer Architecture, 2022.
4. ACM Fellow since December 2020 “for contributions to the design of energy-efficient and resilient computer architectures”.
5. ACM Senior Member since May 2020 “for technical leadership, and technical and professional contributions”.
6. ICREA Academia Award 2019 given by the Catalan Institution for Research and Advanced Studies to reward professors who excel on their research activity.
7. HiPEAC award for his paper “Neuron-Level Fuzzy Memoization in RNNs” published in International Symposium on Microarchitecture, 2019.
8. HiPEAC award for his paper “SCU: A GPU Stream Compaction Unit for Graph Processing” published in International Symposium on Computer Architecture, 2019.
9. HiPEAC award for his paper “Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipeline” published in International Symposium on High-Performance Computer Architecture, 2019.
10. HiPEAC award for his paper “Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline” published in International Symposium on High-Performance Computer Architecture, 2019.
11. HiPEAC award for his paper “The Dark Side of DNN Pruning” published in International Symposium on Computer Architecture, 2018.
12. HiPEAC award for his paper “Computation Reuse in DNNs by Exploiting Input Similarity” published in International Symposium on Computer Architecture, 2018.
13. HiPEAC award for his paper “A Novel Register Renaming Technique for Out-of-Order Processors” published in International Symposium on High-Performance Computer Architecture, 2018.
14. Special Quality Teaching Merits distinction for his teaching activity at UPC in the period 2008-2016.
15. HiPEAC award for his paper “UNFOLD: A Memory-Efficient Speech Recognizer Using On-the-Fly WFST Composition” published in International Symposium on Microarchitecture, 2017.
16. HiPEAC award for his paper “MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment” published in International Symposium on Computer Architecture, 2017.
17. Intel-Altera Heterogeneous Architecture Research Platform (HARP) 2.0 award, November 2016.
18. HiPEAC award for his paper “An Ultra Low-Power Accelerator for Automatic Speech Recognition” published in International Symposium on Microarchitecture 2016.
19. HiPEAC award for his paper “Ultra-Low Power Render-Based Collision Detection for CPU/GPU Systems” published in International Symposium on Microarchitecture 2015.
20. Intel-Altera Heterogeneous Architecture Research Platform (HARP) award, June 2015.
21. Honorable Mention in IEEE Micro Top Picks 2014 for his paper “Avoiding Core's DUE and SDC via Acoustic Wave Detectors and Tailored Error Containment and Recovery”, published in the Proc. of the 41st Int. Symp on Computer Architecture.
22. ICREA Academia Award 2014 given by the Catalan Institution for Research and Advanced Studies to reward professors who excel on their research activity.
23. Best Paper Award candidate at the Int. Conf. on Computer Design, 2014 for iRMW: A Low-Cost Technique to Reduce NBTI-Dependent Parametric Failures in L1 Caches” by Shrikanth Ganapathy, Ramon Canal, Antonio Rubio and Antonio González.

24. His paper "A data cache with multiple caching strategies tuned to different types of locality" has been selected for inclusion in the "25 years of International Conference on Supercomputing". This volume includes 35 out of approximately 1800 papers published in the International Conference on Supercomputing proceedings between 1987 and 2011 and is published by ACM. June 2014.
25. IEEE Fellow since January 2014 "for contributions to the design of energy-efficient and resilient processor architectures".
26. Inducted into the "ACM/IEEE ISCA Hall of Fame" (<http://pages.cs.wisc.edu/~arch/www/iscabibhall.html/>), 2013.
27. HiPEAC award for his paper "Deconfigurable Microprocessor Architectures for Silicon Debug Acceleration" published in International Symposium on Computer Architecture 2013.
28. "Rey Jaime I Award" in the area of New Technologies, given by the Valencian Foundation for Advanced Studies, for his contributions to research and scientific development in Computer Architecture, June 2013.
29. Intel Quality Award received as a director of Intel Labs Barcelona, 2012.
30. UPC special doctoral award as advisor of the PhD theses "Managing Dynamic Non-Uniform Cache Architectures" (2011) and "Adaptive and Low-Complexity Microarchitectures for Power Reduction" (2005).
31. HiPEAC award for his paper "Accelerating Microprocessor Silicon Validation by Exposing ISA Diversity" published in International Symposium on Microarchitecture 2011.
32. "2009 Aritmel National Award of Informatics to the Computer Engineer of the Year", given by the Spanish Scientific Society of Informatics.
33. Special Quality Teaching Merits distinction for his teaching activity at UPC in the period 2001-2008.
34. Inducted into the "IEEE HPCA Hall of Fame" (<http://ieeetcca.org/awards/hpca-hall-of-fame/>), 2005.
35. Duran Farell Award for Research in Technology, May 2008.
36. Best Paper Award at the Int. Conf. on Computer Design, 2004 for "Thermal-Aware Clustered Microarchitectures", by Pedro Chaparro, José González, Antonio González.
37. "Most Outstanding Work in R&D" award from the journal ComputerWorld, given to Intel-UPC Labs. Received as director of the center. Year 2003.
38. Best Student Paper Award at the Int. Conf. on Parallel Processing (ICPP) 2002 for "Hardware Schemes for Early Register Release", by Teresa Monreal, Victor Viñals, Antonio González and Mateo Valero.
39. Rosina Ribalta award to the best Ph.D. project in the area of Information Technology and Communications, for the Ph.D. project "The Subscalar Microarchitecture for Ultra-Low Power". Received as advisor of the project. June 2001.
40. Inducted into the "IEEE/ACM MICRO Hall of Fame" (<http://newsletter.sigmicro.org/micro-hof.txt/view>), 2000.
41. Best Student Paper award at the 6th International Symposium on High-Performance Computer Architecture along with his students Ramon Canal and Joan Manuel Parcerisa for their paper "Dynamic Cluster Assignment Mechanisms", Jan. 2000.
42. IBM Faculty Partnership Award, 2000.
43. "Fundación Universidad-Empresa" award to laureate the achievements of European University Departments in the European ESPRIT framework. Received as a member of the Computer Architecture Department at UPC, 1993.
44. "Best Spanish student in computer engineering graduating in 1986", presented by the Spanish Ministry of Education.

#### 14. Comités de Confianza

- Member of the IEEE/ACM International Symposium on Microarchitecture Test of Time Award committee since 2021.
- Member of the ACM SIGARCH/IEEE CS TCCA Outstanding Dissertation Award committee since 2019 until 2021, being chair of the committee in 2020.
- Chair of the ACM SIGARCH/IEEE CS TCCA Influential ISCA Paper Award selection committee, 2018
- Member of the Communications of ACM Research Highlights paper selection committee in 2017.
- Member of the IEEE Computer Society Awards committee in 2016.
- Member of the ACM Awards committee in 2016.
- Member of the High Consulting Counsel for R+D+I of the Presidency of the Valencian Government since Oct. 2014.
- Member of the National Committee for Evaluating Research Activity (CNEAI) since February 2014 to December 2016, being chair of the committee in 2016.
- Member of the ACM/IEEE Eckert-Mauchly Award committee since 2014 to 2016, being chair of the committee in 2016.
- Member of the Executive Committee of the IEEE Technical Committee in Computer Architecture since 2015 to 2023.
- Executive Vice-Chair of the IEEE Technical Committee in Computer Architecture since 2010 to 2015.
- Member of the Award Committee of the 7th Award to Young Researchers of Murcia (Spain), 2010.
- Member of the Grandes Usuarios de Computación Committee (Committee of Major Computing Users) of the Supercomputing Center of Catalonia (CESCA) since 2002 to 2008.
- Member of the Board of Directors of the European Association for Microprocessing and Microprogramming (Euromicro), from 1993 to 1999.
- Member of the Parallel Processing Network of the European Research Consortium for Informatics and Mathematics (ERCIM), from 1994 to 1996.

## 15. Cargos Universitarios

1. Miembro de la Comisión de Evaluación y Selección de Personal Académico de la UPC (CSAPDIU) desde mayo de 2016 hasta febrero de 2021.
2. Director del Centro de Investigación Intel-UPC Barcelona desde febrero de 2002 hasta mayo de 2014.
3. Miembro de la Junta General de Personal de la UPC desde enero de 2001 hasta junio de 2002.
4. Miembro suplente del Comité de Selección del Departamento de Arquitectura de Computadores durante los años 2001/2002 y 2002/2003.
5. Miembro del Comité de Evaluación Global del Departamento de Arquitectura de Computadores de febrero a julio de 2001.
6. Miembro del Comité de Movilidad del Departamento de Arquitectura de Ordenadores desde febrero de 2001 hasta febrero de 2002.
7. Miembro de la Comisión de Evaluación Académica de la FIB desde marzo de 2003 hasta junio de 2010.
8. Secretario del Departamento de Arquitectura de Ordenadores de septiembre a noviembre de 2000.
9. Miembro del Comité de Evaluación Docente del Departamento de Arquitectura de Computadores de 1995 a 1998 y de febrero a julio de 2001.
10. Coordinador del Departamento de Arquitectura de Computadores para la evaluación de la investigación en la UPC (puntos PAR) de 1994 a 2002.
11. Representante del Departamento de Arquitectura de Computadores en los cursos de formación para profesores en el ICE, 1994 a 1996.
12. Representante de la UPC en AEDIMA y ERCIM de 1993 a 1996.
13. Miembro del Comité de Evaluación Curricular de la Escuela de Ingeniería Informática de la UPC de 1992 a 1995.
14. Miembro de la Comisión Permanente de la Escuela de Ingeniería Informática de la UPC desde enero de 1992, de diciembre de 1992 a 1995, y de febrero a julio de 2001.
15. Miembro del Consejo del Departamento de Arquitectura de Ordenadores de 1992 a 1997, y de septiembre a noviembre de 2000.
16. Miembro del Comité de Evaluación de Alumnos de la Escuela de Ingeniería Informática de la UPC de diciembre de 1990 a 1995.
17. Responsable de Planes de Estudios en el Departamento de Arquitectura de Computadores de 1989 a 1992 y de febrero a agosto de 2001.
18. Miembro de la Junta de Escuela de Ingeniería Informática de la UPC de 1986 a 1995 y de febrero a julio de 2001.
19. Miembro del Consejo de Departamento de Arquitectura de Computadores de la UPC desde octubre de 1986.

## **16. Otras Actividades**

### **16.1. Revisor de Libros**

- Revisor de la traducción al español del libro “Computer Architecture. A Quantitative Approach”, by J.L. Hennessy and D.A. Patterson, Morgan Kaufmann Publishers. Translation published by McGraw Hill.
- Revisor de la traducción al español del libro “Principios de Diseño Digital”, by Daniel D. Gajski, published by Prentice Hall.

### **16.2. Evaluación de Proyectos de Investigación**

- Member of US panel to assess research proposals of the Computing Processes and Artifacts program of the USA National Science Foundation, 2007.
- Evaluador habitual de proyectos de investigación y desarrollo nacionales y europeos.

### **16.3. Proyectos Docentes**

- Lecturer at the Master of Science in Embedded System Design and Master of Advanced Studies in Embedded System Design of the AlaRI Research Institute of the University of Lugano (Switzerland), from 2001 to 2014.
- UPC Coordinator in the ANTITESYS Project (IST-2001-34370) for the creation of a training network on embedded systems, from 2002 to 2004.
- UPC Coordinator of the Coopernet Project (EU Alpha Program) for the exchange of PhD students (1996-97).
- Representative of the Computer Architecture Department and tutor of several participants at the ICE training courses taking place during the courses 1994-1995 and 1995-1996.
- Coordination of UPC participation in the ERASMUS ICP-94-D-4001/11 project, together with the University of Hannover (Germany), the University of Crete (Greece) and the University of Bristol (UK).

### **16.4. Estancias en Otras Instituciones**

- Microprocessor Research Labs – Intel Corporation, Santa Clara, CA (USA). Collaboration in Processor Microarchitecture Research. July 20 to November 30, 2001.
- Università di Bologna-Bertinoro (Italy), as a teacher of the PhD program in Computer Science at the Science School. May 21-28, 2000.
- Department of Electrical and Computer Engineering of the University of Wisconsin at Madison (USA). Collaboration in Speculative Microarchitectures. May 1-16, 1999.
- Department of Computer Science of the University of Edinburgh. Collaboration in the area of cache memory architectures to reduce conflict misses. August 1996.